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Annual Project Report for NSF Grant CCR-9200878 
TITLE: Studies in Complexity Theory: A Circuit Based Approach 
PI: H. Venkateswaran 
Thjs NSF grant was awarded effective from July 15, 1992. It mainly provides support for a 
research assistant and travel to conferences. A Ph.D. student Ms. Rimli Sengupta who is doing 
her russertation research in the area of Computational Complexity theory is currently supported 
by this grant. 
This grant supports research work that studies several interesting issues in complexity theory 
using circuits as the unifying framework . The main focus of our work is the understanding of the 
relationships among complexity classes. In the circuit setting, this would involve proving lower 
bounds on circuit resources such as size and depth. Because of the difficulty in proving such lower 
bounds for general Boolean circuits, one considers restricted circuits (as, for example, monotone 
Boolean circllits) with the hope that techniques to prove bounds in the restricted setting can be 
adapted to the general setting. We are taking two different approaches to studying restricted 
circuits. One approach considers axiomatic restrictions of a Boolean algebra with the objective 
of identifying and isolating the computational power lent by the axioms such as idempotence and 
absorption. A specific function, namely the Boolean permanent is used for these sturues. We have 
been able to prove exponential size lower bounds for computing the Boolean permanent in two such 
restricted models. This approach is motivated by a similar one taken by Jerrum and Snir (Some 
exact complexity results for straight-line computations over semi-rings, JACM, V. 29, 1982, pp. 
874-897). They develop a combinatorial technique to obtain an exponential size lower bound for 
computing the permanent using only semi-ring axioms. Our lower bounds improve this to show 
that the exponential lower bound also holds in the presence of some additional axioms of Boolean 
algebra. We are currently looking into some specific semi-rings such as those defined with the 
operations (MAX, CON CAT) and the operations (+,X). By defining complexity classes over such 
semi-rings, we expect to understand the relationships between them and the Boolean classes. 
Another approach that we are taking is to consider restrictions in the circllit model itself. 
Monotonicity, for example, is such a restriction in which complemented inputs are not supplied. 
An interesting restriction is to specify that the parse-graphs of circuits are trees. (A parse-graph 
of a circuit is a subgraph of the circuit that corresponds to a monomial of the formal polynomial 
associated with the circuit.) We show that circllits for natural problems such as Warshall circuits 
for Transitive closure, Cocke-Kasami-Younger circllits for Context-free language recognition, and 
1 
the N C1 circuits for Parity have this property. It is interesting to note that the standard poly-
nomial size Boolean circuit for perfect matching in bipartite graphs does not seem to obey this 
restriction. An interesting, but difficult question here is to show a super polynomial size lower 
bound for the permanent problem in this restricted model. Another interesting restriction is to 
impose parsimony on Boolean circuits. This restriction seems to capture some connections between 
Boolean complexity classes and counting complexity classes. Define a Boolean circuit computing 
a Boolean function f to be parsimonious if an arithmetization of the circuit computes #J, the 
number of solutions of f. The existence of polynomial size parsimonious Boolean circuits for the 
bipartite perfect matching problem would have unexpected consequences such as #P = F P, 
where F P is the function class corresponding to the class P. This shows that it is unlikely that 
polynomial size Boolean circuits for the bipartite perfect matching problem are parsimonious. We 
are also studying Boolean circuits that are restricted to use only (EX C LU S IV E 0 R, AN D) gates 
and which are not provided with complemented inputs or the constant 1. It can be shown that such 
circuits of depth 2 to compute the OR function requires exponential size. Currently, we are looking 
at the complexity classes defined by families of such restricted circuits and their relationships to 
other classes. 
Education and Human Resources: The circuit approach is very appealing because it 
gives a simple and unifying view of many of the interesting results of complexity theory. It also has 
led to the development of new proof techniques for addressing some of the more difficult questions in 
this area. I am currently teaching a graduate seminar course that covers some of these important 
results in Complexity Theory using the circuit framework. This grant supports a woman PhD 
student as a research assistant. She is currently working on problems that fit into the goals of this 
award. I expect her to be able to complete a dissertation in complexity theory in the coming year. 
Travel: The grant supported the travel of the PI and the student to attend the thirty-second 
Symposium on Foundations of Computer Science (FOCS) held in Pittsburgh in October 1992. 
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Annual Project Report for NSF Grant CCR-9200878 
TITLE: Studies in Complexity Theory: A Circuit Based Approach 
PI: H. Venkateswa.ra.n 
Introduction: This NSF grant supports research work in computational complexity theory 
using circuits as the unifying framework. Some of the important complexity questions using the 
circuit model involve proving lower bounds on circuit resources such as size and depth. Because 
of the difficulty in proving such lower bounds for general Boolean circuits, one considers restricted 
circuits (as, for example, monotone Boolean circuits) with the hope that techniques to prove bounds 
in the restricted setting can be adapted to the general setting. A further contribution of such an 
investigation would be to quantify the power of properties in the Boolean domain such as negation 
and multiplicative idem potence in reducing the complexity of computing natural functions. 
Technical Contributions: The P.l. in collaboration with a Ph.D. student studied the power 
of restricted models of Boolean circuits as part of this project. The two import ant restrictions 
studied are: withholding multiplicative idempotence and not allowing cancelation. 
• It is shown that monotone circuits tha.t do not use the multiplicative idem potence prop-
erty require exponential size to compute the Connectivity function. Since connectivity can 
be computed by polynomial size monotone Boolean circuits, this shows that multiplicative 
idempotence, in the context of monotone circuits, is exponentially powerful. Generalizing a 
lower bound of Jerrum and Snir (JACM, vol. 29, 1982, pp. 874-897), it was shown tha.t 
monotone arithmetic circuits that also use multiplicative idempotence to compute the 0-1 
permanent function requires exponential size. 
• A notion of non-cancellative circuits was introduced that generalizes monotonicity. Using this 
non-cancellative complexity classes and relationships among them were studied. It was also 
shown that cancelation does help in saving the complexity of computing certain non-monotone 
functions. 
Education and Human Resources: The circuit approach is very appealing because it 
gives a simple and unifying view of many of the interesting results of complexity theory. It also has 
led to the development of new proof techniques for addressing some of the more difficult questions 
in this area. The following lists the important activities pertaining to educational impact and 
human resources development directly related to this grant: 
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• This grant supported a woman PhD student as a research assistant. She worked on research 
problems that fit into the goals of this award. She completed her dissertation under the 
supervision of the P.l. and graduated in Summer 1995. She is currently employed as an 
Assistant Professor at the Rose-HuJlman Institute of Technology in Indiana. This student 
has also given several talks on her work at many places where she ·interviewed for a job. 
• The P.l. has taught a graduate seminar course that covers some of these important results in 
Complexity Theory using the circuit framework. One of the students who took that seminar 
· course is continuing his Ph.D. in theoretical Computer Science at Cornell. Another student 
is also working in theoretical Computer Science for his Ph.D. here at Georgia Institute of 
Technology. 
• The P.I. delivered an invited talk at the workshop on Algebraic Methods in Complexity 
Theory held in Madras, India in December 1994. The title of the talk was, "Boolean Circuits 
and Complexity Theory". The P.I. plans to write a survey article based on this talk. 
Travel: The grant supported the travel of the PI and the student to attend the thirty-second 
Symposium on Foundations of Computer Science (FOCS) held in Pittsburgh in October 1992. It 
supported the travel of the student working on this project to attend the STOC and Structures 
conference held in San Diego, California in May 1993. It also supported ·the travel of the PI to travel 
to Ma.dra.s, India to present an invited talk entitled "Boolean Circuits and Complexity Theory" at 
a. workshop on "Algebraic Methods in Complexity Theory" in December 1994. 
Justification for Extension: This NSF grant was a\varded effective from July 15, 1992. It 
provided support for a research assistant and travel to conferences. A Ph.D. student Ms. Rimli 
Sengupta who did her dissertation research in the area of Computational Complexity theory was 
supported by this grant. She graduated in Summer 1995. The P.l. seeks a no-cost extension for a 
further period of six months to bring this work to a logical conclusion. This would involve finishing 
up the papers that describe the results obtained as part of this research. During this period, it 
is also proposed to prepare a survey on the topics covered by this work. It may be relevant to 
note that the P.l. was on leave from Georgia Tech starting January 1995 until March 1996 thus 
necessitating this request for extension. 
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Multilinearity Can Be Exponentially 
E . * xpens1ve 
Rimli Sengupta and H. Venkateswaran 
College of Computing 
Georgia Institute of Technology 
Atlanta, GA 30332-0280 
e-mail : { riml i, venkat }COcc. gatech. edu 
March 8, 1996 
•Trus work was supported by NSF grant CCR-9200878. 
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Abstract 
We define a Boolean circuit to be multilinear if the formal polynomial associated with it is 
multilinear. We consider the problem of computing the connectivity function using circuits that 
are monotone and multilinear. Our main result is that mo-notone multilinear circuits for this 
function require exponential size. Since connectivity can be computed by monotone Boolean 
circuits within size O(n3 ), the lower bound estab1ishes that the multilinearity restriction can be 
exponentially expensive. Moreover, based on the observation that connectivity can be computed 
by monotone circuits of polynomial size and polynomial degree, the ]ower bound exhibits an 
exponential gap between multilinearity and polynomial degree. 
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A Lower Bound for Boolean Permanent 
in Bijective Boolean Circuits and · 
. c * Its onsequences 
Rimli Sengupta and H. Venkateswaran 
College of Computing 
Georgia Institute of Technology 
Atlanta, GA 30332-0280 
e-mail : { riml i, venkat }CDcc. gatech. edu 
March 8, 1996 
• This work was supported by NSF grant CCR-9200878. 
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Abstract 
We identify a new and non-trivial restriction on Boolean circuits called bijectivity and prove 
an exponential size lower bound for computing the Boolean permanent function in this model. 
As consequences of this lower bound, we show exponential size lower bounds for: (a) computing 
the Boolean permanent using monotone multilinear circuits; (b) computing the 0-1 permanent 
function using monotone arithmetic circuits; and (c) computing the lexicographically first bipar-
tite perfect matching function using circuits over (min, concat). The lower bound arguments for 
the Boolean permanent function are adapted to prove an exponential lower bound for computing 
the Hamiltonian cycle function using bijective circuits. We identify a class of monotone func-
tions such that if the counting version of such a function is UP-hard, then there is no polynomial 
size bijective circuit for the function unless P1l collapses. 
Keywords restricted Boolean circuits, bijectivity, size lower bounds, complexity classes, arith-
111CI ic circuils, Boolean permanent. 
AMS subject classifications 68Q05, 68Q15, 68Q40. 
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N on-cancellative Boolean Circuits: 
A Generalization of Monotonicity* 
Rimli Senguptat 
l h ·11 1. ()f Computer Science 
Rose-Hulman Institute of Technology 
Terre Haute, IN 4 7803-3999 
e-mail: riml i~cs. rose-hulman. edu 
H. Venkateswaran 
College of Computing 
Georgia Institute of Technology 
Atlanta, GA 30332-0280 
e-mail : venkatG)cc. gatech. edu 
March 8, 1996 
Abstract 
Cancellations are known to be helpful in efficient algebraic computation of polynomials over 
fields. We define a notion an cancellation in Boolean circuits and define Boolean circuits that 
do not use cancellation to be non-cancellative. Non-cancellative Boolean circuits are a natural 
generalization of monotone Boolean circuits. We show that in the absence of cancellation, 
H . .. -,j, :, :, ,·ir··ll i f.s rrrp1ire super-polynomial size to compute the determinant interpreted over 
GF(2). This non-monotone Boolean function is known to be in P. In the spirit of monotone 
complexity classes, we define complexity classes based on non-cancellative Boolean circuits. We 
show that when the Boolean circuit model is restricted by withholding cancellation, P and 
popular classes within P are restricted as well, but classes NP and above remain unchanged. 
1 Introduction 
G::>iHg the power of cancellation to compute more efficiently has been a recurrent theme in the 
study of computational complexity. Strassen [21] made elegant usage of cancellation to obtain a 
surprising O(n2·81 ) algorithm for matrix multiplication, improving the obvious O(n3 ) algorithm. 
Valiant [25] showed that usage of cancellations can lead to an exponential gain in size for counting 
the number of perfect matchings in triangular grid graphs. Nisan [16] showed that if cancellation is 
inhibited by withholding commutativity, then computing the determinant is as hard as computing 
the permanent. All of these results are for algebraic computations over the field of rationals. In 
this paper, we study the power of cancellation in Boolean computation. We define a Boolean 
circuit to be non-cancellative if the formal polynomial associated with the circuit does not have a 
monomial that has both a literal and its complement. In a non-cancellative circuit, all intermediate 
computation has influence on the output. In this sense, such circuits cannot perform cancellation. 
\ f nn•) In'' c Boolean circuits, studied extensively in the past [1, 8, 9, 13, 17, 18, 22], have this property. 
~~~ ·~ ,,nli h· n,on11t.nne Boolean circuits, non-cancellative circuits can compute all Boolean functions 
because the circuit based on the representation of a Boolean function as the disjunction of its 
prime implicants is non-cancellative.ln considering non-cancellative Boolean circuits, we generalize 
monotonicity such that all Boolean functions are computable and show that lower bounds for 
functions in the monotone model lead to similar lower bounds for a large class of non-monotone 
functions in the non-cancellative setting. 
· Tlu::, wurk was :::;upported by NSF grant CCR-9200878. 
1Trus work was done while the author was at the College of Computing, Georgia Tech, Atlanta GA 30332-0280. 
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Cancellation Is Exponentially Powerful for 
Computing the Determinant 
Rimli Sengupta* 
Dept. of Computer Science 
Rose-Hulman Institute of Technology 
Terre Haute, IN 4 7803 
e-mail : senguptatacs. rose-hulman. edu 
March 8, 1996 
Abstract 
Cancellations are known to be helpful in efficient computation of polynomials with positive 
coefficients. We study the power of cancellation for computing the determinant. For arithmetic 
circuits over the reals our result is that in the absence of cancellation, computing the determinant 
is as hard as computing the permanent and that both functions require exponential circuit size. 
We show a similar result for arithmetic circuits over GF(2). 
1 Introduction 
Using the power of cancellation to compute efficiently has been a recurrent theme in the study of 
computational complexity. Strassen [5] made elegant usage of cancellation to obtain a surprising 
0 ( n 2·81 ) algorithm for matrix multiplication, improving the obvious 0 ( n3 ) algorithm. Valiant 
[7] showed that judicious usage of cancellations can lead to an exponential gain in the size of 
algebraic circuits that count the number of perfect matchings in triangular grid graphs. These 
results are about using cancellations to efficiently compute polynomials with positive coefficients 
(monotone polynomials). For computing monotone polynomials, studying the power of cancellation 
is equivalent to studying the power of negation since negations can only be used for cancellation. 
The situation is quite different in the case of polynomials that may have negative coefficients (non-
monotone polynomials). There is an important distinction between negation and cancellation for 
computing non-monotone polynomials: negations are essential but cancellations are not. In this 
note we show that, as in the case of monotone polynomials, cancellations also help in computing 
non-monotone polynomials efficiently. The specific non-monotone polynomial we consider is the 
determinant. , 
We investigate the power of cancellation over the field of reals and over GF(2). For circuits over 
both of these algebras we identify a notion of cancellation based on additive inverse. We show that 
in the absence of cancellation, computing the determinant using circuits over reals is as hard as 
computing the permanent and that both require exponential size. Since the determinant function 
is known to be computable within size O(n3 ·5) using circuits over reals [1], our lower bound for 
the determinant implies that cancellations can be exponentially powerful even for computing non-
monotone polynomials. This result also provides an important insight about efficient computation 
• This work was done while the author was at the College of Computing, Georgia Tech, Atlanta GA 30332-0280. 
This work was supported by NSF grant CCR-9200878. . 
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Summary of Completed Project for NSF Grant CCR-9200878 
TITLE: Studies in Complexity Theory: A Circuit Based Approach 
PI: H. Venkateswaran 
Introduction: This NSF grant supported research work in computational complexity theory 
using circuits as the unifying framework. Some of the important complexity questions using the 
circuit model involve proving lower bounds on circuit resources such as size and depth. Because of 
the difficulty in proving such lower bounds for general Boolean circuits, this work considered less 
general circuits. One of the goals was to quantify the power of properties in the Boolean domain 
such as negation and multiplicative idempotence in reducing the complexity of computing natural 
functions. 
Technical Contributions: The P.l. in collaboration with a Ph.D. student studied the power 
of restricted models of Boolean circuits as part of this project. The two important restrictions 
studied are: withholding multiplicative idempotence and not allowing cancelation. 
• It was shown that monotone circuits that do not use the multiplicative idempotence prop-
erty require exponential size to compute the Connectivity function. Since connectivity can 
be computed by polynomial size monotone Boolean circuits, this shows that multiplicative 
idem potence, in the con text of monotone circuits, is exponentially powerful. 
• Generalizing a well-known lower bound of Jerrum and Snir (JACM, vol. 29, 1982, pp. 87 4-
897), it was shown that monotone arithmetic circuits that also use multiplicative idem potence 
to compute the 0-1 permanent function requires exponential size. 
• A notion of non-cancellative circuits was introduced that generalizes monotonicity. Using this 
non-cancellative complexity classes and relationships among them were studied. It was also 
shown that cancelation does help in saving the complexity of computing certain non-monotone 
functions. 
• It was shown that in the absence of cancelation, computing the determinant requires exponen-
tial size. Previous work had shown that negations are exponentially powerful for computing 
certain monotone functions. By separating cancelation from negation, this work presented 
the first example of non-monotone function, namely the determinant, for which cancelations 
are exponentially powerful. 
1 
• A result by Prof. A vi Wigderson showing that NL ~ EBL/poly was generalized to the circuit 
setting which among other things showed that such an inclusion holds for other classes such 
as SAC1 • 
Education and Human Resources: The circuit approach is very appealing because it 
gives a simple and unifying view of many of the interesting results of complexity theory. It also has 
led to the development of new proof techniques for addressing some of the more difficult questions 
in this area. The following lists the important activities pertaining to educational impact and 
human resources development directly related to this grant: 
• This grant supported a woman PhD student as a research assistant. She worked on research 
problems that fit into the goals of this award. She completed her dissertation under the 
supervision of the P.I. and graduated in Summer 1995. She is currently employed as an 
Assistant Professor at the Rose-Hullman Institute of Technology in Indiana. This student 
has also given several talks on her work at many places where she interviewed for a job. 
• The P.I. has taught a graduate seminar course that covers some of these important results in 
Complexity Theory using the circuit framework. 
• The P.I. delivered an invited talk at the workshop on Algebraic Methods in Complexity 
Theory held in Madras, India in December 1994. The title of the talk was, "Boolean Circuits 
and Complexity Theory". The P.I. plans to write a survey article based on this talk. 
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m~ntPll~~·~iWi!r '~n~.~1at.10ll . "'e~tiipute more efftcleritly has been a recur-
coJnp,utljl' 1ti.lonal complexity. Strassen (15)ruade elegant 
-··"~·· · ~''""~LUli a ~rlsing O(n2 ·111 ) algoritlun for matrix mul-
,rmwr•IJVilut .~h~ ()bvious .O(n3 ) algor;itlwt· . .V~~t (19] show~ that 
· can lead to an exponential·pm m me for countu1g the 
~- o( pedec~~ in .triaugular grid graphs. Nisa11 [lO}showed that 
if ab!tellation if 1tolaibited by withholding commutati~ty, then. comp.utin~ the 
~etuunld·i8 allllaud u ~puting the permanent• Tlu.s paper mvest~at~ the 
}Jowli of canceilatibn in Boolean computation. ~e defu~e a Boo~e~ rucwt to 
be .Jon-~cfUGtiVe ~ the fonual polynomial assoCiated W1th the rucu1t d~es n~t 
haVe. a m(,nomi~ that has both a literal and its compleme?t. ~on-c~cellatJve cJI-
CJ)ite are a na.tural generalization of monotoue Boolean arcwts which have been 
• This work ·~ ~p'i>orted by NSF grant CCR-9200878 and was done while the first 
author Wal at the College of Computing, Georgia Tech. 
s'tudied extensively in the past [1,, .• , 5, 11; 12, 16}. An important dUference b~ 
tween the two models is that, tmli.ke monotone Boolean circuits, nod~an(:ellatm 
circuits can compute all Boolean functions. This is because the circuit baaed ou 
the repreBentation of a Boolean function as the disjuuction of its prime impliam~• 
is non-cancellative. AU known 1~ bounds in the monotone circuit taodel c:art, 
over to the non-cancellative drcait mod~l in a str~tforward wa}'l Wl! abo shOW' 
that the lower bounds in the monotone circuit model cau be adapted to sbnilati 
lower bounds for a large class of non-monotone functions in the non-cancellative 
setting. . 1 · , , . 
Iu the past, researchers have studied Boolean circuitS with limited nbmbtr ~ 
uegations [9, 13, 17] to better understand the power of negations in Buolean ~ 
putatiou. The study of non-cancellative circuits it M interest for the same reaMJ 
But in non-cancellative circuits the restriction it, not on the nwnb~ of a~at­
but rather on the maJmer in which negations ·are Ued, namely, that the)' are'- . 
used for cancellation. This leads to the question' ai to wheth~r non--tri~ u ... 
of nep;ation is at an possible if cancellauoo is Dot alloW!!d. The ann;er b ·yes. • 
have already observed that non-cancellatiw crireuita can coUIJ)\ne' ~ B~ 
functions. Moreover, there are examples· ol anaU non-cancellatm' drtuit~  
as 811 NC 1 circuit for PARITY. ,, ; \, I • . • . . /:' ) · 1 •'' I I ' ' • !/ ,.·.d ' l o ·J!~If6 
This paper bas three parts. Iu the- ftriftl · ptit, '~ ~eneralize the1~ b~~di 
in the monotone Boolean circuit model to• im apprupriate class ohioiHtlmidton~ 
functions. We begin by showing that fott•~ery '~monotone ~tion 1 stt~ 
that /{0) = 0 or /(1) = 0, there is a 'mcinotone'Nnction g such thai tlie rion! 
~cellative complexity of / 3 iB the same as the !monotone complexity~ g.' WfJ 
derive two important consequences of thiS remit.• First, in the eontdt et"eem~· 
puting monotone functions non-can'cellative circuits are no more potrmul than 
monotone circuits. This fonualiies the intuition that for coniputiQg q}~.U.tone 
functions, negations can only be used for cancellation. Thus, all lower bow1dS 
known for the monotone model apply in the non-cancellative model ~ well. The 
second consequence is that, for any monotone f, the non-caJlcellative ·~mplex­
ity of the nou-monotone fwlction $/ (set Sect. 3.2 for a definition) ie at leut 
the monotone complexity of f. This provides, for instance, a super-polynomial 
size lower bow1d for uon-c-ancellative circuits that compute the determinant in-
terpreted over GF(~}.l'tbMI function it known to be in P (18}. Thia is the first 
example of a non-~not.o.e Boolean function for which cancellations help. 
In the second part of the pape:, ~ quantify the an1ow1t of cmd!Uation in ~ 
general non-monotone circuit. This quantity i.B defined to be the munbet" of input 
variables that appear cancellatively in the formal polynomial associated with the 
circuit. We then show that non-monotone cirCuits in whicl1 O(log(n)) variable• 
appear cancellatively can be converted into an equivalent non-cancellative circuit 
without blowing up the size by more than a polynomial. Tlus implies a lower 
hound on the number of variables that appear caucellatively in the formal potyl 
nomial of general Boolean circuits that compute certain monotone functions 1 For 
• The nou-cancellative complexity of f i• the size of the smallest non-cancellidiw 
circuit computing f. 
in&tance,,it;followt that in the formal polynomial of any sublinear depth circuit 
for the bipartite perfect matching fWlctioo at least a~. Qt ~he input variable 
mu1t.,NlPtar AJancellatively. Conversely, we have a lin~\F depth lower bound 0~ 
any ~$hat1 cOillputes the bipartite perfect matchin~ function using o(n) 
o! theL-lK nriables cancellatively. This provides new insight into the role ·of 
cau«:el&.tio0'1n ·efitimt computation of the perfect matdting function; hamety. 
in the .COJlt1Ht .of depth requirement, allowing cancellations o( n) input 'variable.: 
i.l u bad 1aa withholding negations all together J : 
The third part of the paper is motivatec;l by monotone complexity cla8aies 
[u]. We:~bon-cancellative analogues of popular classes, sud1 as N C, S.Ac• 
and N'P1r.UIIblg uon~cancellative · Boolean ~taJ In addition to being a nat.. 
l.llal MtGiiou,of the study of motiotone c:etnplexity classes, the study of non,. 
can(:~'*"' provides inJich*. ab<nA.therole of cancellation in structural 
iasQa,B1.1Cb ~.doSUI'e propertiee-.ef com~~ classes. For instance, while ./fie. 
aad SAC~t~UOWD to be closed:Wlder oomplement [8, 3), we shaw that their 
a~-~~wt,analogues are -·~·Aa men'iooed earlier! non-ca.ncellati~ cir· 
~. · ~· ~~~?le~.fJ*,~oU•, ·~ . . , ·~ugh~e.lt ia theref~n1ean-1 
iqful r:¥;1im!;q..ch.,me lai ... y ~~ceUatiOn b~es'useless. 10 
8I1S1M. '. ~~ ~~¥*'that the, .: ·~~fellati~.analogUe CJf NP ~pails ~e whole 
ofJ{J. *"':~~ f9<:Jl~ ~ulnsN~, non-cancella_t>veu.., ;, 
~~~1 • ~a-1 ~~t noa,ancellat1veness is ·a strict restricoo: 
~ion,f~_a~~~.it. f~ • : , , . • ,J. · ; · . .·· ' ·· .t 
'"iJ-(~~t-.defiWtitNfhaad~~JrelimineiJ•~ts ueed in the rest.bf the 
-~·fj::~.ef~_.ere.wfueditl S~ons 314 and ii. Conclu~ 
~·' 4tfswi\:Ain s.c:R~ .. ... eP · •·: ···:, . ... , .l . ,. ' . , · ···~t> 
· 'tinW''·i·u ~ ·' w i:trtr:H;t,'·,11 r' ::!i· h r'f;:'· :'" ·' ·· • '"·! 
~•••~l<;t', .1 · ,~Jtrlf'&r~~:f<lr ~ ; ~ (~·, )dk .l • . .,.llU 
~ ,1H1t1 f ·. ~~ , ; f . f~~~~f~J;' I I • · ~ . , .. ;,. !',' ~'' 1 ~ ·. oil 
i
~ll,mli ,.{ . tliih')l~ ·Jli)JI .,.J. o~i ·~fqq., i. · •:! ui 
·1\ •lll .,d~ ,\ ~n•>'o· : l•·l\1 '(Ill., .. 1 •. ' I i ., 
.,.,..,.g~ h a· ~·aey{Hic labeled graph in Which 
----~def!ll'l'I'!I~~«Jfl.<Nedes·lrkb in-a~~ 0 ~tailed input,., and 
Jlilllllll•~~ret14~r~f~ 111;1 ·._s ,.,~ ll}; Tile' otbet nodes (also called 
,AJ\'}; ·l'hei iJ!.d~ of ll' gate 1Vill be referred to 
h~Wl:~.ille·nod~ i-iuro oot-d~ee a11d it is called 
llll~llii jl¥~~ ~~:the gates have out-d~~e ~ 1. 
IIIMI~lfill*fllirP11b-arelaMle<lonlf&om {:~:•;0,111 ~a ~·n}. 
-~-~~-~lfdcmc.ittlae~ are labeled onlY from {!,,0,111 ::S i ::S n}. 
RMIIM~ll~llll11ftlti) . d.rtill\,.;tlW 'llUlllbei· of sates il1 it and its depU& ir the 
lill~tUJJiillclfat61iti1P. ~il. t ;h' ~·'ty iDp~~ ~() the.~tput. • . ·• ·' . · ., , : 
~--~~~lil~~~~~t~th~ ·.~~
1
f~~ i l-~i.~ n} ia ~ variabls.
1
A litenJl 
lf~;·~~~~~~fi'J1~'J~~~i,,e .f~ Iii :or negaf;iYf form :t'•. A term is a conjunction 
and' beg&.tiv~, and constant& from {0, 1 }. Ead~. term t 
.. ~~WdM c-.,1,.. • 1.1...; where eacbJi~eral in t+ ia posi,iv~ and each literal 
in .• ~~\fve and c E { 0, 1}. For any term t, t+ is the po.sitive term of t and 
1_ is its negative term; vor(t+) denotes the set of variables in li•aud var(til~U 
~e analogous set for L. . . : · ·, , . . . , . 1 • , • , • V.Wl 
·' Each Boolean circuit Bn com~~t~~ a Boolea.ti fu~{c:tion 1 J.~ f~ll~ ~ 't~ '1~ 
We shall use PI(/) to d~~ote the ~et o~ prime imp lie ants of~ fun~tion 1 ( ~ {J)ti 
iDJtance (14) for a defuution of pnme rmplicaata).; . I. • . :• • • ; : • :NQU< 
oe&uilon 2.3 A parse~~ph G ot'a BQql~ !~~t B~ ~ d.d ind~~~ 
a11 follows:<! includes the output of Bn; f~ any V gate v inciuded in a,··~y 
~ ~diate prede~essor of _v in Bn ·il iucluded as its only prede~ia~ 
and for any A gate v mcluded m G, both the isnmediate predecessors of uj11 Si. 
are included as its predecessors in G, 1 :&• •. '·•~· 
' · : . ,: · ' ' · . .. •. .•. ~ u,cr ... i . c ' ·!:r.J ~ ' •' ·· · · . I • • ' ~~L d .; ir}\~g 
Every gate v of ~ parse-graph d computes a t.enn which is .~he: ~u~· 
of the labels on the mputs of the ~ub-graphr~~t¢ at v. , · 
definition 2.4 Let g denote the ~h1f·~'h! ot B~ 1tHta tt't ~Hi. 
J: ~~~:di:t the . ?.~~P~.~: ~rtM~,~~~~J(~~~ form~ P;D~~tf:{;ij~ 
wr!l· · · ~f· ·· ;" · t 11if • . 11i~I'W~t~,A ~ ~-.'~ )'L· •! · .. ~1orh:.. a :rvr ~~ c.w 
\ ,. I 
·.· , · l~t(G)1 iH~lw '~ , jl\1c• ~l$b harb ~ 
·!,, ··! " ' '' ·' ' , , ,. , " · ~«•iUUs-1 " ' ! ' ' ... daii(!, .• ~ .. Jtill "3'1( 
:tJ • ~, . · ,, 1 \ · · ' ' ;, •:u• ••r t· · ~~ .1ti :~u ~ht;~i (,.,.' . .. l ,. ,.:'llj'l'l ·l ··d1 l1ru• (,.Q)'\ 
~)e 2.1 Considei ithc.'critwlf i811mrlllg.·.L l'he.~.melict~~ 
has eagbt parse-graphs. P(.B,) ~·++~~mot?+ a~c+f:12c*'alJ2tf1~·ft.,~ 
Rote that the prime imp~cants o'r theiftin'Ctl<m computed IJ)" Bs ar~· tJll 1 • 6c''ttiCr 
*·' nm.; ·th~ ownber of ·~*'-1ir!Che ·•~~ jolynotidal bfl' -~~ ... 
:.~~~~t the same as t~e ?~~ ofj>rlhi4 imp~s 'ofth~ ~~ ~·! 
, , :.., ljU!Jt.Jfl: ; •~·1:~. l P t .l.b. >.'91"'iJ'1l (j I .11, 1! . . '· <It·, ll1 ' ,' j ~.,' :(: fJlnHt~~ 
! l •'l .. 
1
•. ··" '., ,(,1 ·•hl.l" ,(-·.~·15, 
,._ J I 
j.J~ )I.jri.!,J... r y , 'i • Y~AJ -. • • . • o! nJ; . · 
.... ;M ¢ f,at-' ... ~ : ~ ' ~· :. (<>l,llljl !' ' )1 , .. _ 1\, 
d;l 'ilf; ' •; ·i!l l ;• ,,\t:~ : ,,l\~l ·i• 'f(I :J , •• , 
~ ~,: l , I ; ~ i~l··~~ ;j: r1.i ·; •J!l•i r 
l'tiJtl '' . 
''i , , . 
.,, , .. ii.)i ' a ' , 
·. 1/1 \ ' 
Flg.l. Tbe circuit B3 • 
• I· ' 
! . ;{ \ ' I' .• ~ \(1 1· il i ;i, /~() · 
·, J, ·; , . j .d/ ·~:;)., 
·. i · . / f'!t • ;).i ·~Mx' 
li:q ·i,iilht )~~· 
r lo ~~~1 
::·>: ~· :•~IllY, 
' ') ' !. ~!! J[!; "b iD 
. .. , .: 1 •/( '~~. 
• ' J(){AIUI 
• ' l~ l.Mivt' 
1.•. of 
De . . . . r • .. ·. . .• ~.~ : .\ )1<1 
. . ~ion 2.5 [4] A Boolean function I i~ said to be positive monotone ( n~~· 
Hat~ ·mbnotone) if the terms in PI(/) 'do not ·c~ntai.J1 negative (potnti~, r~:r terais. . . , •, 
.• ,..a5~dlo111 Used . , ,, . " . . ·1{111 ' ~ ~ · . • i'....l::l: •• · ~ - ,, 1 . .. . · ~.J .r. ,_. . 
. .,. t • ' d fin tl f . t' ! . , ' .. · t lo> j~f · ,YIU ·,t l · ~,~ · }< • l- :J :• II ~)f' "/ll~p.P,~ we e e 1e unc 10119 usea w t.IWI ,paper:. . · . 
' : .~· ~ : 1 1 , , ( j ' f lj t j_ .. 'l h .)t_' 
.~1~,.fte· bipartite perfect Uitlt~ .~tm·BPM ; :' {~lir•: 4 1 {8;~W-Wii 
.. ,.ikaput the standard n x n adjacency U.lllttbt ~ mentation of a bip~fe Ita~~ 
G and outputs 1 if and only if G has a perfed.m~tchhi«. BPM1a. ·~ ~cka~M 
·runction. ., · · · ... . • 11 · .n\U!. 
2. The following function was consid~d by Tar<fos jl,l, (l~J-~~·"~·t~ 
.. .,;hich the gap be~en the non-monotone and ~~~otone ~~pi~ty u ttpO-' 
o.el.ltial. TF: {0,1}". ~..{0, ~}, td.es .• .. Ia. ~, 4lP. .. ·. ,q\i~~e,. ftan~ar4 n,(ft: . . ~1~~. . . ~ 
1 
· matrix represent.a.tion of~ graph .G. .~4 .o~t~. ~ if ~d oq.l)\ M,f~p,). ~ J@~ 
where~. defined m (16)1 a ,ll. m~~wt~p.e ~PJi ·B~~~Y wh~~~ .~tJ.e,~ ksn 
tween the clique nwuber and chroiJlatic ,n~er o,. G and J is any fw1cti~ 
1 
such that 3 ~ /(n) ~ ((n/log(n)):!~J/~,.~~W"P.o~ "'-~ R~t"Ji .. ~ 
,., choose J(n) = \(n/l~g(J1)),2 ~~)/tf..· ,1;f.,~ H ~H ,~.;:t.io~i1 tJ, 1, .-. 1 ~ • 
3. EBBPM: {0, 1 }" ~ {0, 1} tak~ JB ~u~ ~ ~d nx n actilf:lpey.,~ 
representation of a bipartite graph G ~d.~14tputa a 1 if ,md_pDlY. if Q b¥ 
~:~# nuwber of perf~ ~~·.JiPI?~ ,a . non~moutlone ·~ I~ 
)s ~<;:~ the det~~qn,ka~¥1-•ver .G,F(~·jJJ.,,~ ... q ,.;iJJ~M 
"-, ~11F il! d~ed analogo_~).', 1h.)'rtfl~M'qa ljF~ver GF(2)-11 :· ~ell hJ. 1 ·w~ 
. · 1 1 !· .· ... . , d• !u.r. ,f!:;JJQ:.ll• l · . • · .,; ,, ' •wn wl '{l•tfl" 
3 Non-cancellative vs. Monotone Complexity. 
i! 1•( •1' )n :J.' ''' . •HJJp·'l. f! • h JulrlWJ'!fl '' '/l!r'.ih . .. ,. · , l.f: '{Uilfll>"I00 
fo< , . . " I · . 
Non-dmtellative ~cuits'~ ',.,,tri(il --~·of, mon~oe ocircrui~t ·-~ 
monotone circuits cannot . ~ompute non-mopotone functions. In. [111 Razboi'QV 
ba<l. fboWJJ.. that DlODQto~B<i~.f~ts . ·~st:ridly weal~ t~ ~At 
~~~ ~cuits for , e<»mpU~ IUDMiiOtone fub¢~dn:. bip8itibe·perfect! -~· 
iJc. ~ intere.ting quesUc;D lt whetbeffnon·~tive ciretdb are as p ...... 
as general Boolean circuits. hi Sect. 3~1 'ft sho1v that nou-cancellatiw circuits' 
for mono~one fwlctions are no more powerful than monotone circuits. In Sect. 
3.2 we exhibit a natural non-monotone function that is cou1putable by pplyn,O: 
mia1 size Bool~ circuits but reqwres supet~polyrib'mial Mze rlon'-b~ncetla:tM 
~ts. ,~ pro~.·~ ~~ult~, w:e .. ~~.t ,show. tha~ f?r a large class, ?f ~ct;io~ 
/., th~. . mst ~-~twictions ' wbo!H! morioto(le comp1exity is aiinilar tQ .lh.~ 
~t*llative.ccilil~l~ty'bfj; ·. " ' · · · ,. · ' 1 "" 1 '~ · 
}(W <' · · . , . ·~ ;.~. · 1 ~!' · ' , ·I :1 • t·l l l~ l r p·· 
:.i\}''~aed on . the l~mas 2; ~ ~d, ~-~ ~~~ t~e . t~nonical form presented ip -~~;~~'t 
U, ~ can relate the uon-cancellatrre compleXIty ot any f E :F to the monotone 
comp~exity of fm· 1 • • , ' ' ,-· ' . : · ' . ' .: ·: 
. . !1 •!.• t'·.' .i 1 : ·· •• J • • tH •1 .-' 1 , J ~ h> j 1: 1 ;t .: , · It · i , l ·f''' t! '.\.] 
'h.eorem 3.1 For any function J sJch that i{O) = 0, if ther~ ia a ilon-cancellatl~ 
drndt; of si~ 8 and depth tl 'c6tnpu~ing· -J tben there is a mond'tdnt;clMdl. 
alze•.endrdeptb 'd computing fm· . Jo r . :. : 1/ ; , .. ,, . : · ·1• ~ d. !; , ;u'hi.., 
' . ' ,, V:, '"I IJ!o\> 
By the above theorem, any lower bound in the" monotone model for a W9.WI::.. 
~ ~c:tion g applies to non-cancellati~ circuit1 that compute m}'l funct*i '# 
IQr::h that /,. = g. . . '. ,· . 1 • " • ' fl8t.~tr 
, . The nou-cancellative complexity of any f E :f can be analogously related to 
the monotone cotnplexity of fm, using lenunas 2.3 aud ~ ....... ,. 
~~~;~{l~~··~For ~function f su~l that f(l) = 0, if.there is a non-ca~1cel~ative 
w .aut p~ ~ ' ,aud depth d C01llpUtmg j then there IS a monotone Cll'CUlt of 
~·,; ~ ~ ~~th 4.computing f~· 
t., ,. • "(' , , nr 
j:i · · Mdft~ftihe~ Ji\inctlons 1,, 0 .1 
• ·•: • j '1. ~ ~ ·fo'·l·: •)(· 
~~~edr'etiit'!i are trivially non-dmcellati~e; by applying Theorem3.1 
tift~· 3.~ tf:tltt'&lO~t! hmctions4 , we ~citidude tluit the In(motone complexity and 
o&!i-tan~~ti~"$lplexity cif mC;Detone fundion.9 are identical. 
:h (·i · >I lf !.~··iJ':- . ,,~i H . J .~tl• ~t 'ii.L ' ' ' t'· ·· ·' ··L 1 1 
~~;.tJW:f·~\iiY'monoton~hil!tion111 tli~~ is a I1o'n-cancellati~e circuit 
of size s and d~' cfcompututg· J if' and o1Uy if there is a monotone circuit of 
..... ~ttJ..eOii(iUtingJ. '). !, .. . , . "· I ,J. , ,. ', . 
~.,, , ,; u yllJ~ ~LW It! iii:' H • .. '" 1· ·1<: · ' • "1 ,:•. •· • ·. ' i oi · 
: i 'fbii-6~!~1fortual&~ · the lhtuitUni'~ tn~f fdr computing tnanotone 
lbnctio~, ft~~·~ t)bly: be.·~~i<rf6r can~~Uation: As an inunediate conse-
quence of thli 't~, kooifd· bo(llld!i in tnt 'rnonotone model [1, 16, 11, 12) 
apply 'tot iibrl~8bceftati\re circUltii. · 
eo~~ar:r;.~,~1~i:L~ui~i~ti·~t~ f~~ ~;M ·;~~~· ~i·z~ n°(1~~ ~) an~ ~epth 
h(nY~ N~ .. ~~ruit ... fWitrF require size !zn<ni-:-:'11 l. ' 
i' · Jt~,:Jw.;JJ....,~ rJ ,JL·!¥•\4\' i.J ." 1 ··;t~~l!.; • · · .•.· ·,'W"'~'• ! · .. . · 
t>r ·T~ .._. ~y:lmpliea·t;ha' the polynoinialme circuits for BPM (7) and· 
T,P ll.et mlllbqitWally ~~e ~he pcniter· of camellation to compute these functiorm 
Mciealr~• ean.: :tJ)erefore lead td •expont!ntial savings in size for 
tbinpUtiDtfiiiMao ..._ fundidntu · .. 1 · · 
' ... ; 'l ~ Jd j ~ , "! · ! 1 , ·I' I ·j ··1 II 
'• I • l ~ } 
For any function'/, Ill/ is-:nOn-~oftiaw. Th~ following facts are worth\'ibt-1 
ing: .. (a) if f(O) = 0, then !llj(O) = 0; ·(b) for any monotone j, (!llf)m ~ /, :~ 
($l)m is the monotone counterpart «Jf f!J/ as defined ill Sect. 2.1. There!~·~ 
~:e!:: ;~3~~ctions {Ill!! f is monotone} we have the followit~ an*~~!~ 
~ : ~ , j · j \ ,J i l t· l·! · l i 
Theorem 3.4 For any monot_one fw1ction f, if there is a non-cancellative ~ 
of size s and depth d computmg Ill! then there is a monotone circuit of~~ 
and depth d computing f . 
1 As aJ;l·iinwediate cousequence.o£ the above lheorem and tl~  · .'.;.. 
£9~ ,BPM.~ the monotone setting !16, 11, 1~} we have, . . h .tl /• .'• ; '. :t ~: . 
L 1111fJ . 
Corollary 3.2 Non-cancellative circuits for $BPM require size ,.n(tos "' aod · 
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1 Introduction 
The permanent of an n x n matrix X = [x;j] is defined as follows: 
PERM[X] = L II Xi,11"(i)1 
1rESn i=l,n 
where Sn is the set of all permutation functions on n elements. In this note, we prove an exponential 
size lower bound for computing the permanent of matrices with only 0-1 entries (referred to as the 
0-1 permanent here) using monotone arithmetic circuits. The permanent is believed to be much 
hard to compute a.nd, in fact, proved by Valiant [5] to be NP-hard. In [1], Jerrum and Snir showed 
that algebraic circuits over certain semi-rings require exponential size to compute the permanent 
polynomial. In particular, their lower bound applies to the semi-ring of reals, with the usual 
multiplication and addition operators. Since there are no additive inverses, circuits over such an 
algebra can only compute "monotone" polynomials, that is, polynomials with positive coefficients. 
To reflect this, we refer to circuits over the semi-ring of reals as monotone arithmetic circuits. The 
•This work was supported by NSF grant CCR-9200878. 
tThis work was done while the author was at the College of Computing, Georgia Tech, Atlanta GA 30332-0280. 
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lower bound in [1] does not apply to monotone arithmetic circuits computing the 0-1 permanent. To 
see why this is the ca.se let us consider a simple example. Suppose we were interested in computing 
the polynomial fllDC'~ion f(x,y,z) = x·y+y·z. lfx,y,zcould be any real number, then the above 
polynomial uniquely represents f. But if x, y, z are restricted to have 0-1 values, since 0 and 1 are 
idempotent with respect to the multiplication operator there are infinitely many representations of 
f: xk 1 • yk2 + yk3 · z\:4 , where k1, k 2 , k 3 , k 4 are positive integers possibly all different. By a similar 
argument, the class of circuits that compute the 0-1 permanent function contains the circuits that 
compute the permanent function. This is why a circuit size lower bound for the latter does not apply 
to the former. We extend the framework in [1] to show that monotone arithmetic circuits require 
exponential size even for computing the 0-1 permanent. Showing that the above lower bound holds 
even when the Boolean complements of the inputs are supplied ha.s interesting consequences for 
counting complexity classes (see section 5). 
2 Definitions 
A monotone arithmetic circuit An over the reals ( 'R ) is a directed acyclic labeled graph in which 
nodes either have in-degree 0 or 2. Nodes with in-degree 0 are called inputs and are labeled from 
the set {xil1:::; i:::; n}. The other nodes (also called gates) are labeled from the set{+, x}. The 
circuit ha.s exactly one node with 0 out-degree and it is called the output. The size of an arithmetic 
circuit is the number of gates in it and its depth is the length of the longest path from any input 
to the output. 
Each finite An computes a polynomial function f : 'Rn ~ 'R. A term is a product of elements 
from the set {xill ~ i ~ n}. We shall use var(t) to denote the set of variables in a term t. 
Definition 2.1 A parse-graph G of a circuit An is defined inductively as follows: G includes the 
output of An; f01: any +-node v included in G, exactly one immediate predecessor of v in An is 
- ·~ --
included a.s its ~predecessor in G; and for any x-node v included in G, both the immediate 
predecessors of Jrtn Bn a.re included as its predecessors in G. 
Each parse-graph of a. circuit An is rooted at the output gate of An. Every gate v of a parse-
graph G computes a term which is the product of the labels on the inputs of the sutrgraph rooted at 
v. With each An we associate a formal polynomial P(An), which is the sum of the terms computed 
at the root of each parse-graph of An. 
2 
Definition 2.2 Let 9 denote the set of parse-graphs of An and let t(G) be the term computed a.t 
the output of parse-graph G. The formal polynomial P(An) of a circuit An is 
L t(G). 
Ge9 
\Ve note the monomials of P( An) have coefficients equal to + 1. 
3 Monotone Arithmetic Circuits for 0-1 Permanent 
Consider the 0-1 permanent function 0-lPERM: {0, 1 }n
2 
--* jV defined as follows: 
0-lPERM[X] = L IT Xi,7r(i)l 
1rESn i=l,n 
where X = [xij] is an n x n matrix and Sn is the set of all permutation functions on n elements. 
Let P1r denote the term f1i=l,n xi,1r(i)• for 1r E Sn. We will refer to each Prr as a. permutation. 
Throughout this section we will assume that An2 is a monotone arithmetic circuit computing 
0-lPERM. We first establish a canonical form for P(An2). The proofs of the following lemmas are 
based on the idea that since An2 computes 0-lPERM, P(An2) and 0-lPERM must agree on every 
input assignment. 
Lemma 3.1 For each monomial pin P(An2), var(prr) ~ var(p) for some 1r E Sn. 
Proof: Suppose there is a monomial p in P(An2) such that there is no 1r E Sn with var(prr) ~ 
var(p). On the input assignment that sets the variables in var(p) to 1 and the rest to 0, 0-lPERM 
evaluates to 0 but P(An2) evaluates to 1, leading to a contradiction. 0 
Lemma 3.2 For all 1r E Sn, there exists a p E P(An2) such that var(p) = var(p1!" ). 
Proof: Suppoee there is a 1r E Sn such that there is no monomial p in P(An2) with var(p) = 
var(prr). Considet the input assignment that sets the variables in var(p"') to 1 and all the rest to 
0. 0-lPERM evaluates to 1 on this input. For P(An2) to be non-zero on this input, there must exist 
a monomial p in P(An2) such that var(p) C var(prr)· By lemma 3.1, this implies the existence of 
a 0' E Sn such that var(pcr) C var(prr), which is impossible. 0 
Based on the above lemmas, P(An2) has at least n! monomials, one for each p"', 1r E Sn. If it 
had a.ny more, then on the input that assigns all variables to 1, 0-IPERM evaluates ton! but P(An2) 
3 
would evaluate to a value strictly greater than n!. Thus, the above lemmas completely determine 
the variable sets of each monomial in P(An2) and we have, 
Theorem 3.1 For any monotone arithmetic circuit An2 computing 0-1 PERM, 
n 
P(An2) = L ITx7•, 
rrESn i=l 
where each ki is a natural number. 
In [1], Jerrum and Snir prove an exponential lower bound on the size of monotone arithmetic 
circuits An2 that compute the permanent function over the reals. That is, 
n 
P(An2) = L II Xi· 
1rESn i=l 
In the next section we extend their framework to show that a similar lower bound holds for 
monotone arithmetic circuits that compute the 0-1 permanent function. The main difference be-
tween this result and the result in [1] is that the formal polynomial associated with the circuits 
used here need not be multi-linear. 
4 Adaptation of Jerrum and Snir's Framework 
Let An2 be a monotone arithmetic circuit computing 0-1 PERM. Throughout this section, we will 
use the fact that An2 has exactly n! parse-graphs, each computing a permutation term P1r that has 
exactly n variables. 
Definition 4.1 For ax-node a, let m(a) be the number of parse-graphs of An2 in which a appears. 
Definition 4.2 A x-node a is said to be {r,d)-significant for 1 $ r $ n and 0 $ d $ l ~J, if a 
appears in a parse-graph that computes a term with r variables, exactly d of which are contributed 
by one of the immediate predecessors of a alone. 
If a x-node ~.b-! not (r, d)-significant for any (r, d), then m(a) = 0. Moreover, as a part of the 
proof of lemma .. 1 below, we show that a cannot be (r, d)-significant for more than one (r, d) pair. 
~· . 
Definition 4.3 Let H be a subgraph of a parse-graph G. Define the weight of H as follows: 
W(H) = Laex-nodes(H) m(a)' where x-nodes(H) denotes the set of x-nodes in H. 
A lemma similar to the one below was proven in [1] for circuits all of whose parse-graphs are 
trees. We show that the lemma holds even for circuits whose parse-graphs are not necessarily trees. 





Figure 1: {r,d)-significant node G embedded in circuit Anl with output node p. 
Proof: Let /3 and 1 be the immediate predecessors of G in Anl· Let G be a parse-graph in which 
o appears with an r-variable term. Let a be the term formed at /3 and b be the term formed at "Y 
such that a · b has r ~ 1 variables and a has 0 ~ d ~ lr /2 J variables that are not in b (see figure 
1). Let c be a term such that a · b · c is the n-variable term formed at the root of G. Clearly, c 
has n- r variables that are not in a or b. Note that the sets var(a), var(b) and var(c) may have 
non-empty intersections since G is a parse-graph as opposed to a parse-tree. 
Let G participate in another parse-graph G'. Since o is a x-node, /3 and "Y participate in G' as 
well. In G', let a' be the term formed at /3 and b' be the term formed at "Y. Let a' · b' · c' be the term 
formed at the root of G', which by theorem 3.1 must be different from the term a· b · c computed 
by G. Moreover, since o is a x-node, there must be parse-graphs in An2 that compute the rest 
of the terms in the product (a+ a')(b + b')(c + c'). But by theorem 3.1, every term computed 
by a parse-grapjeill~ An2 must be a permutation. Thus, the number of parse-graphs in which a 
participates is ~~aumber of distinct triples (a, b, c) where a is a term formed at /3, b is a term 
formed at 1' and c is a term such that a · b · c is a permutation. 
We first show that for a fixed r and d, m(o) cannot exceed d!(r- d)!(n- r)!. Let 
A = var(a) - var(b ·c) 
B = var(b)- var(a ·c) 
C = var(c)- var(a ·b) 
· 5 
It is ea.sy to see that Q can participate in any parse-graph that computes the term a'· b' · c', 
where the row (column) index of any variable in a' is the row (column, resp.) index of some 
variable in A and b', c' are obtainable similarly from B, C, respectively. In other words, the 
indices of the variables in a' (b', c') are can be obtained by permuting within the indices of the 
variables in .4 (B, C resp.). Therefore, n can participate in JAJ! JBJ! JCI! parse-graphs. Clearly. 
J.-1.1! JBJ! JCJ! S d! (r- d)! (n- r)!. 
Suppose a participates in a parse-graph G' different from the JAJ!IBI!JCJ! parse-graphs described 
above such that in G' , i3 computes the term a', 1 computes the term b' and the output node 
computes the term a'· b' · c'. By the choice of G', a'· b' · c' must be a permutation different from the 
JAJ! JBJ! JCJ! permutations above. Thus, the indices of the variables in at least one of a', b' or c' are 
not obtainable by permuting within the indices of the variables in A, B or C, respectively. Without 
loss of generality, suppose this is true for a' (the argument is symmetrical for b' or c'). Then, there 
must be a variable Xij in var(a') such that either i is not the row index of any variable in A, or j is 
not the column index of any variable in A or both. But then, the term a'· b ·cis not a permutation 
and hence cannot be a monomial of P(An2), by theorem 3.1. Therefore, G' cannot exist. Note 
that we did not make any assumptions about a' or b' other than that a' · b' · c' is a permutation 
different from those counted earlier. Therefore, this argument holds even if lvar(a' · b')l = r' and 
Jvnr(a') - var(b')l = d', where r' f= rand d' f= d. Since this means that the node a contributes to 
m(n) only for a single value of rand a single value of d, m(a) is bounded above by d!(r -d)!(n-r)!. 
0 
Let {Gi 11 ~ i ~ n!} be the parse-graphs of AnL Let X= {x-node a I m(a) ;:::: 1}. The lemma 
below is motivated by theorem 3.3 in [1]. 
Proof: By defuUtion, 
n! n! 
L W(Gi) = L L - 1-· . . m(a) 
1=1 1=1 aE X -nodes(Gi) 
Fix an x-node a. For each parse-graph Gi, the contribution by a to the sum on the right-hand 
side of the above equation is either 0 (if a does not occur in it) or m(ar Thus, the total contribution 
by a is m(a) m{a) = 1 and therefore the right-hand side is the number of x-nodes in X. 0 
To obtain a lower bound on the weight of a parse-graph G, we consider the number of input 
variables covered by G, instead of the notion of degree used in [1]. This is because P(Anl) is not 
6 
necessarily multi-linear in our model. 
For any parse-graph G define a sub-parse-graph of G to be any parse-graph H (as in definition 
2.3) rooted on a.nf:node of G. For any sub-parse-graph H of a parse-graph of An~, let v(H) denote 
the number of variables in the term computed at the root of H. 
Let c(r, d)= d!(r- d)!(n- r)!. The lemma below is adapted from theorem 3.4 in [1]. 
Lemma 4.3 For any sub-parse-graph H of any parse-graph G of An2, W(H) 2: 'L~i~) c('L)' 
Proof: The proof is by induction on the number of nodes in H. For the ba.se ca.se, H ha.s a single 
node. Since it must be an input node, v(H) = 1, and since H has no x-nodes, W(H) = 0. Thus. 
the lemma holds. 
For the induction step, let a be the root node of H and let v(H) = r. Without loss of 
generality, we assume that a is a x-node1 . Since a appears in G, it must be (r, d)-significant for 
some d, 0 ~ d ~ l ~ J. Let a have immediate predecessors {3 and "'f, with {3 contributing d variables 
alone (see figure 1). Let H-r be the sub-parse-graph of G rooted at "Y· Clearly, v(H"Y) = (r- d). For 
each node x in the set of d input nodes in figure 1, there is a path Px from x to {3 that is disjoint 
from H-r. Let ilf3 be the edge-induced subgraph of Hf3 defined on the union of the edge sets of Px, 
for all x. The graph ilf3 is thus a subgraph of G rooted at {3 such that v(Hf3) = d. Since i£{3 and 
H-r have no x-nodes in common we have, 
- 1 
W(H) ~ W(Hf3) + W(H"Y) + m(n). 
Note that m(o) ~ 1 since a appears in G. Applying the inductive hypothesis to the subgraphs 
i£{3 and H"Y and using lemma 4.1, we get: 
d 1 (r-d) 1 1 
W(H) > L -- + L -- + -- for some d, 0 ~ d ~ l.!:
2
J. 
- i=2 c(i, 1) i=2 c(i, 1) c(r, d)' 
Let the expression on the right be denoted c)( d). In the range 1 ~ d ~ l ~ J c)( d) is shown to 
be minimum at;,:.,.~ 1 [1]. But c)(O) > c)(l), since c(~.o) ~ 0. Therefore, c)(d) ~ c)(l), for all d in 
the range 0 ~ 4.$- ljJ. The lemma then follows from the facts that W(H) ~ c)(d), for some d, 
0 ~ d ~ l~J and •(1) = D'=l cd,l)· D 
The above lemmas lead to the lower bound for 0-IPERM using monotone arithmetic circuits. 
Theorem 4.1 Any monotone arithmetic circuit An~ requires size ~ n(2n-t - 1) to compute 
0-IPERM. 
10therwise consider the first x-node on any path starting at the root and going towards the input nodes . 
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Proof: From lemmas 4.2 and 4.3 it follows that the size of Anl for this problem is at least 
l:j;1 l:~~~1 ) c(i~l)" But v(Gj) = n since every parse-graph of Anl computes a permutation. There-
fore, the above expression is equivalent to n! Lf:2 cd,l)' Substituting for c(i, 1) in Lf:2 c(ll) we 
get, 2::?::2 (n-i)!\i~t)! which is exactly 2(:-_\)f, from which the theorem follows.D 
5 Discussion 
In this note , we proved an exponential lower bound on the size of monotone arithmetic circuits that 
compute the 0-1 permanent function. It would be interesting to generalize this result to arithmetic 
circuits, which are defined exactly a.s monotone arithmetic circuits except that the inputs are labeled 
from {xi I 1 :=; i ~ n} U { -1}. That is, negations are available. 
Another generalization of monotone arithmetic circuits is of greater interest in the context of 
complexity classes. Define a counting arithmetic circuit An similarly to a monotone arithmetic 
circuit except that the inputs are labeled from {xi, (1- xi), 0, 111 ~ i ~ n}, where each Xi has a 
0-1 value. That is, the Boolean complements of the input variables are also available. Such circuits 
only compute functions of the form f: {0, 1}* ~ N. 
One reason that counting arithmetic circuits are of interest is because there exist characteriza-
tions of popular counting classes such as ~p and ~SAC 1 in terms of these circuits [6, 7). Two such 
characterizations are stated in the theorem below. Here, the size and depth of counting arithmetic 
circuits are defined as before and the uniformity notion is a standard one [3, 6). The degree of a 
counting arithmetic circuit is the algebraic degree of its formal polynomial. 
Theorem 5.1 [6) ~pis the class of functions computable by uniform families of counting arithmetic 
circuits within polynomial depth and polynomial degree. ~SAC1 is the class of functions computable 
by uniform families of counting arithmetic circuits within polynomial size and polynomial degree. 
Therefore, e~_nding the lower bound in this paper to hold for counting arithmetic circuits 
would have the ia~resting consequence that 0-IPERM ¢ ttSAC 1 • This is turn would imply that 
~SAC1 is properly contained in ~P, since 0-IPERM is known to be in UP [5]. 
Another reason that counting arithmetic circuits are of interest is due to the following obser-
vation. Let P1l denote the polynomial-time hierarchy and P /poly denote the class of languages 
accepted by polynomial size Boolean circuits with polynomial length advice. 
Theorem 5.2 If 0-IPERM is computable by polynomial size counting arithmetic circuits then P11. 
collapses. 
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Proof: Let A be a polynomial size counting arithmetic circuit for ~lPERM with n inputs. Since 
the inputs to A are from {0, 1}, its output is guaranteed to be ~ n!. So, to keep the numbers 
computed at intermediate nodes of A from growing too large, pick a prime p > n! and perform the 
+and x operations in A modulo p. Now, by replacing the+ and x nodes in A with the appropriate 
Boolean circuits, and by providing the prime pas advice, it can be concluded that 0-lPERM can be 
computed by polynomial size Boolean circuits with polynomial length advice. Then, from Toda's 
result [4] that Ptl ~ p~1', it follows that Ptl ~ P /poly. Such an inclusion implies the collapse of 
Ptl, as shown by Karp and Lipton [2]. 0 
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Abstract 
We define a Boolean circuit to be multilinear if the formal polynomial associated with it is 
multilinear. We consider the problem of computing the connectivity function using circuits that 
are monotone and multilinear. Our main result is that monotone multilinear circuits for this 
function require exponential size. Since connectivity can be computed by monotone Boolean 
circuits within size O(n3 ), the lower bound establishes that the multilinearity restriction can be 
exponentially expensive. Moreover, based on the observation that connectivity can be computed 
by monotone circuits of polynomial size and polynomial degree, the lower bound exhibits an 
exponential gap between multilinearity and polynomial degree. 
2 
1 Introduction 
Every finite Boolean function can be represented as a multilinear polynomial. However, since the 
elements of Boolean algebra are idempotent with respect to the multiplicative operator, not all 
formal polynomials representing a Boolean function need be multilinear. We define a Boolean 
circuit to be m'Ultilinear if the formal polynomial associated with it is multilinear. M ultilinearity 
is thus a restriction on the Boolean model, but unlike monotonicity it is not a restriction on 
the set of computable functions. The study of restricted models of Boolean computation has been 
largely motivated by the difficulty in obtaining non-trivial size or depth lower bounds for computing 
functions using general Boolean circuits. Monotonicity is an example of such a restriction for which 
several interesting results have been obtained [.5, 10, 9, 1.5]. Just as the monotonicity restriction 
allows a study of the power of negation in Boolean computation, the multilinearity restriction allows 
a study of the power of multiplicative idempotence. 
There are natural functions that multilinear circuits can compute within polynomial size, such 
as parity and Boolean matrix multiplication. Also, the polynomial size circuit [17] based on the 
Cocke-Kasami-Younger (see [6]) algorithm for context-free language recognition is multilinear. 
vVe consider the problem of computing the connectivity function using circuits that are mono-
tone and multilinear. The connectivity function has been studied extensively in the past [18]. Our 
main result is that monotone multilinear circuits for this function require exponential size. There 
is a monotone circuit based on the well-known algorithm due to Floyd and Warshall (see [1]) for 
transitive closure that computes connectivity within size 0( n3 ). Our lower bound for connectiv-
ity establishes that in the context of monotone computation the multilinearity restriction can be 
exponentially expensive. Moreover, we observe that connectivity can be computed by monotone 
circuits of polynomial size and polynomial degree. The lower bound then implies an exponential 
gap between multilinearity and polynomial degree, in monotone Boolean circuits. 
3 
To prove our lower bound we build on a combinatorial framework developed by Jerrum and 
Snir [7] to obtain exponential size lower bounds for computing certain multilinear polynomials, 
including the spanning tree polynomial, using algebraic circuits over positive reals. We first extend 
this framework to show that the an exponential size bound holds for Boolean circuits whose formal 
polynomial is a linear combination of the terms in the spanning tree polynomial. The lower bound 
then follows from an efficient construction (lemma 3.4) that converts a monotone multilinear circuit 
for connectivity into one for which the above bound applies. 
The rest of the paper is organized as follows. We begin by showing examples of natural functions 
that have efficient multilinear circuits (section 2.1). In section 2.2, we derive a canonical form for 
the formal polynomial of a monotone Boolean circuit computing a monotone function. In section 
3, we adapt the Jerrum and Snir [7] lower bound framework to monotone multilinear circuits and 
obtain an exponential size lower bound for the connectivity function. 
2 Preliminaries 
Definition 2.1 A Boolean circuit En is a rooted directed acyclic labeled graph in which nodes 
either have in-degree 0 or 2. Nodes with in-degree 0 are called inputs and are labeled from the set 
{Xi, Xi, 0, 111 ~ i ~ n}. The other nodes, also called gates are labeled from the set {V, !\}. The 
circuit has exactly one node with out-degree 0 and it is called the output. A formula is a Boolean 
circuit in which all the gates have out-degree ~ 1. En is said to be monotone if the inputs are 
labeled from the set {Xi, 0, 111 ~ i ~ n}. The size of a Boolean circuit is the number of gates in it 
and its depth is the length of the longest path from any input to the output. 
Definition 2.2 A term is a conjunction of variables. Let var(t) denote the set of variables in term 
t. 
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Each Bn computes a Boolean function f: {0,1}n--+ {0,1}. We shall use Pl(f) to denote the 
set of prime implicants off (see for instance [13] for a definition of prime implicants). 
Definition 2.3 A parse-graph G in Bn is defined inductively as follows: G includes the output of 
Bn; for any V gate v included in G, exactly one immediate predecessor of v in Bn is included as its 
only predecessor in G; and for any 1\ gate v included in G, both the immediate predecessors of v 
in Bn are included as its predecessors in G. 
Every node v of a parse-graph G computes a term which is the conjunction of the labels on the 
inputs of the sub-graph rooted at v. Let t(G) be the term computed at the root of G and let g 
denote the set of parse-graphs of Bn. 
Definition 2.4 The formal polynomial P(Bn) of a circuit Bn is 
I: t(G). 
GE!J 
Thus, each monomial of P(Bn) corresponds to a parse-graph in Bn. 
a b c a 
Figure 1: The circuit B3. 
Example 2.1 Consider the circuit B3 in figure 1. The circuit is monotone and has eight parse-
graphs. P(B3 ) = abc+ a2 b + ac2 + a 2c + b2c + ab2 + bc2 +abc. Note that the prime implicants of 
the function computed by B 3 are ab, be and ac. 
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Definition 2.5 The degree of Bn is defined inductively: the degree of input labeled with a literal 
(constant) is 1 ( resp. 0); the degree of a V gate is the maximum of the degree of its two predecessors; 
the degree of a A gate is the sum of the degree of its two predecessors. The degree of Bn is the 
degree of its output. 
Recall that a multivariate polynomial is multilinear if each variable occurs at most once in each 
monomial. 
Definition 2.6 A Boolean circuit Bn is said to be multilinear if P(Bn) is multilinear. 
It can be verified that P(Bn) is multilinear if and only if all the parse-graphs of Bn are trees. 
We shall use the term parse-trees instead of parse-graphs when considering multilinear circuits. 
An immediate question is how do multilinear circuits compare with formulas? While formu-
las are necessarily trees, the inputs may have out-degree more than 1 and therefore the formal 
polynomial associated with a formula need not be multilinear. Conversely, a multilinear circuit is 
not necessarily a tree and hence not a formula. Given enough size, every Boolean function can 
be implemented either as a formula or a multilinear circuit. So to make the above question inter-
esting, we need to impose resource bounds. The question then becomes whether polynomial size 
multilinear circuits compute NC1 functions. In the next section we show that there are natural 
NC 1 functions that are computable by multilinear circuits within polynomial size. Moreover, there 
are also examples of functions computable by polynomial size multilinear circuits that are unlikely 
to be in NC1 . We note that multilinear circuits can be no more powerful than polynomial degree 
circuits. It is known that polynomial degree circuits of polynomial size exactly define the class 
SAC 1 [3, 16]. 
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2.1 Efficent Multilinear Circuits for Natural Functions 
The depth two circuit based on the representation of a Boolean function as a disjunction of its prime 
implicants is multilinear. Therefore, every Boolean function can be implemented multilinearly. 
However, such circuits are usually large since any non-trivial function has exponentially many 
prime implicants. In this section, we show that there are natural functions that can be computed 
using multilinear circuits within small size. 
Multilinear Circuit for Parity We first show that there is an NC 1 circuit for PARITY that is 
multilinear. 
Lemma 2.1 PARITY n and PARITY n can be computed with NC 1 circuits that are multilinear. 
Proof: The proof is by induction on n. 
For the base case, let n = 2. The circuits C 2 and C2 based on the expressions below compute 
These circuits are easily seen to be multilinear. By inductive hypothesis, there exist multilinear 
resp.) and D!l. (D !1.) computes the same functions for the variable set { x !l.+I, ... , xn}· The circuits 
2 2 2 
Cn (Cn) based on the expressions below compute PARITYn and PARITYn, respectively. 
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To show that Cn is multilinear, we observe that although the inputs sets of C!! and C!! are 
2 2 
the same, su bgraphs of C!! and C!! do not appear in the same parse-graph in Cn. Moreover, 
2 2 
subgraphs of C!! and D!! do appear in the same parse-graph in Cn but their input sets are disjoint. 
2 2 
Multilinearity of Cn then follows by inductive hypothesis. The analysis for Cn is similar. It is easy 
to verify that Cn and Cn are both NC 1 circuits.D 
There are other NC 1 functions that have polynomial size multilinear circuits. For example, 
adding 2 n-bit numbers as well as Boolean multiplication of 2 n X n matrices can be computed 
multilinearly within polynomial size. 
Multilinear Circuit for CFL Membership We now show that the circuit implementation 
in [17] of the standard Cocke-Kasami-Younger algorithm for context-free language recognition is 
multilinear. This problem is known to be complete for SAC 1 [11] and is therefore unlikely to be in 
For a fixed context-free grammar in Chomsky normal form, a Boolean circuit family { Gn} that 
accepts the language generated by the grammar can be derived from the Cocke-Kasami-Younger 
algorithm [6]. VVe show that this circuit implementation [17] is multilinear. 
In what follows, Xij denotes the substring XiXi+l ... x j of the input string x 1 x2 •.. Xn, 1 ~ i < 
j ~ n. A gate in the circuit Gn has one of the following labels [17]: 
• [A, i, j], for some nonterminal A and integers i and j such that 1 ~ i ~ j ~ n. This is an V 
gate that evaluates to 1 on input x if and only if A ::=; Xij. 
• [B, C, i,j, k], for some integers i and j such that 1 ~ i ~ j ~ n, for all pairs of nonterminals . 
B and C for which A--+ BC is a production for some nonterminal A, and for some integer k 
such that i ~ k < j. This is an /\gate that has two inputs [B, i, k] and [C, k + 1,j] and it 
evaluates to 1 on input x if and only if B ::=; Xik and C ::=; Xk+l,j· 
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The output gate is [S, 1, n] where Sis the start symbol in the grammar G. The input to a gate 
of the form [A, i,j] are fori< j all gates of the form [B, C, i,j, k] where i:::; k < j and A~ BC 
is a production in the grammar. The gate [A, i, i] has a single input which is one of the following: 
(a) the constant 1 if both the productions A~ 0 and A ~ 1 are in the grammar, and the constant 
0 if neither production is in the grammar; (b) Xi (the ith input) if A ~ 1 is a production in the 
grammar; (c) Xi, if A~ 0 is a production in the grammar. 
Lemma 2.2 The interval indicated m the label of any V gate in the circuit rooted at j3 is a 
subinterval of [i, k]. 
Proof: We assume that Gn is layered, without any loss of generality, with the inputs at level 0. 
The proof is by induction on level h of the circuit rooted at /3, 0 :::; h :::; t, j3 being at level t. 
For the base case h = t, [i, k] is a subinterval of itself. 
By the inductive hypothesis, all V gates at level h have labels marked with a subinterval of 
[ i, k]. 
vVe will show that all V gates at level h - 2 have the same property (note that there are no V 
gates in level h- 1). Let /31 be an V gate at level h- 2 labeled [A, mb m 2]. By construction, there 
is an 1\ gate /32 (/31 's parent) at level h- 1 labeled [B, C, n 1, n 2 , n 3], where A = B or A = C and 
n1 :::; n3 < n2. Moreover, n1 :::; m 1 :::; m2 :::; n3 if A = B and n3 + 1 :::; m1 :::; m2 :::; n2 if A = C. 
Also by construction, there is an V gate /33 (/32 's parent) at level h labeled [ D, nb n 2]. By inductive 
hypothesis, i :::; n1 :::; n2 :::; k. Therefore, i :::; m 1 :::; m2 :::; k. D 
Corollary 2.1 All inputs to the circuit rooted at/3 are from the set {xi,Xi+I, ... ,xk,Xi,Xi+I, ... ,xk}· 
Proof: By the above lemma, the interval indicated in the label of any V gate at level 1 is of the 
form [m, m], i:::; m :::; k. The result follows from· the input assignment rules stated above. 0 
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By a similar argument, the inputs to the circuit rooted at 1 must be from the set 
The above results imply that for any 1\ gate a in Gn with predecessors f3 and 1, the circuits 
rooted at f3 and 1 have disjoint input sets. 
Theorem 2.1 Gn is multilinear. 
Proof: Suppose Gn is not multilinear. Then there must be an 1\ gate a and a gate (or input) v 
in Gn such that there are multiple paths from v to a. Let f3 and 1 be the two predecessors of a, 
then v must have paths to both of them. This implies that the input sets of the circuits rooted at 
f3 and 1 must have a non-trivial intersection. But that is impossible by the above. D 
2. 2 The Canonical Formal Polynomial 
Given a monotone Boolean circuit Bn computing a monotone function j, we establish some rela-
tionships between the monomials of P(Bn) and the terms of PI(f) leading to a canonical form for 
P(Bn). The proofs of the following lemmas are based on the idea that P(Bn) and f must agree 
on every input assignment, since Bn computes f. In what follows, a zero monomial is one that has 
the constant 0, i.e., is identically zero. 
Lemma 2.3 For each non-zero monomial p of P(Bn), there exists a term t E PI(f) such that 
var(t) ~ var(p). 
Proof: Suppose there is a monomial p for which this claim is not true. On the input assignment 
that sets the variables in var(p) to 1 and all the rest to 0, Bn evaluates to 1 but f is 0, leading to 
a contradiction. D 
In the other direction, we have the following lemma. 
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Lemma 2.4 For all terms t E PI(J), there exists a non-zero monomial p of P(Bn), such that 
var(t) = var(p). 
Proof: Let t be any prime implicant of f. Consider the input that assigns 1 to the variables in 
t and 0 to all the rest. On this input, f evaluates to 1. Since Bn computes j, P(Bn) must have 
a monomial p such that var(p) ~ var(t), because otherwise Bn would evaluate to 0 on this input. 
There cannot be any other t' E PI(f) such that var(t') ~ var(p), for otherwise var(t') ~ var(t) 
which is impossible since t,t' E PI(f). It follows from lemma 2.3 that var(p) = var(t). D 
Since each parse-tree in Bn computes a monomial in P(Bn), by the above lemmas there is a 
term in PI(f) associated with each parse-tree of Bn. By ordering the terms of PI(J), we associate a 
unique prime implicant with each parse-tree of Bn. This allows us to partition the set of parse-trees 
of Bn into parse-classes, PC1 , .•. , PC8 , where 8 = IPI(f) I· By lemma 2.4, each parse-class has at 
least one parse-tree whose variables correspond exactly with those of the prime implicant associated 
with the parse-class. We shall refer to one such parse-tree as a representative of the parse-class. 
Thus, for any monotone Bn computing a monotone function j, we can put P(Bn) in the following 
normal form: the monomials of P(Bn) can be partitioned into IPI(f)l parse-classes; in each parse-
class there are one or more monomials whose variable set coincides with that of the prime-implicant 
corresponding to the class and each of the rest of the monomials in the parse-class contains this 
set as a subset of its variable set. If Bn is restricted further to be multilinear, then none of the 
monomials have repeated literals and hence the terms corresponding to the representatives of each 
parse-class look exactly like the prime implicant corresponding to the class. 
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2.3 The Connectivity FUnction 
Consider the function UCONN: {0, 1}n
2 -+ {0, 1}, which takes as input the adjacency matrix of a 
graph and outputs a 1 if and only if the graph is connected. Now a graph is connected if and only 
if it has a spanning tree. Thus, the prime implicants of UCONN are the conjuncts corresponding to 
the spanning trees of a complete graph. Let Tn = { t : {2, 3, ... , n} -+ { 1, 2, ... , n} I Vi::Jktk ( i) = 1} 
and for each t E Tn, let Pt = /\~2 xi,t(i). Then PI(UCONN) is exactly {Pt I t E Tn}. Each Pt is a tree 
rooted on the vertex labeled 1, spanning the complete graph on n vertices. It is well known that 
ITnl = nn-2. 
UCONN can be computed by taking the transitive closure of the input adjacency matrix and 
performing 1\ on the n 2 outputs. The circuit based on the well known algorithm by Floyd and 
Warshall (see [1]) for transitive closure is monotone and has size O(n3 ). Therefore, there is a O(n3 ) 
size monotone circuit for UCONN. In the next section we show that there are no polynomial size 
monotone multilinear circuits for UCONN. In particular, the above circuit based on the Floyd-
Warshall algorithm is not multilinear. 
3 A Lower Bound for Connectivity 
In [7], Jerrum and Snir proved an exponential lower bound on the size of any Boolean circuit 
computing UCONN whose formal polynomial is of the form: P = LtETn Pt· We begin by showing 
that this lower bound can be extended to hold for any circuit whose formal polynomial is such that 
each non-zero monomial is exactly Pt, for some t. Such a polynomial differs from P in that some 
of the Pt 's could occur more than once. 
Definition 3.1 A Boolean circuit Bn is said to be homogeneous if all the non-zero monomials of 
P(Bn) have the same number of positive variables. A monotone Boolean function is said to be 
12 
homogeneous with p-variables if each of its prime implicants has p variables. 
Note that monotone functions computed by homogeneous circuits must be homogeneous. Note 
also that UCONN is a homogeneous function with n - 1 variables. 
Let m = n2 and let Bm be a monotone, multilinear, homogeneous circuit for UCONN. Recall the 
canonical formal polynomial of a general Boolean circuit computing a monotone function (section 
2.2). The monotonicity restriction removes the negative literals and multilinearity disallows any 
variable from occurring more than once in any monomial. By lemma 2.1, every non-zero monomial 
of P( Bm) has at least ( n - 1) variables. The homogeneity restriction allows only those monomials 
that have exactly ( n- 1) variables, namely, those monomials whose variable sets correspond exactly 
to that of some prime implicant. Therefore, 
P( Bm) = L (Pt + Pt ... + Pt) +zero monomials. 
tETn 
In section 3.1 we show that Bm must have exponential size and in section 3.2 we show that any 
monotone multilinear circuit for UCONN can be converted into an equivalent monotone, multilinear, 
homogeneous circuit by only squaring the size. The lower bound follows. 
3.1 Adaptation of J errum and Snir's Framework 
As mentioned above, the main difference between Bm and the circuits considered in [7] is that Bm 
could have more than one parse-tree in Bm computing the same prime implicant Pt· To extend 
the lower bound, we simply fix nn- 2 representative parse-trees { Gt I t E Tn} of Bm such that Gt 
computes Pt, for all t. The lower bound in [7] then applies to the sub-circuit of Bm that computes the 
disjunction of the monomials corresponding to the representative parse-trees. We have simplified 
the presentation in [7] to adapt it to the model we are considering. 
Definition 3.2 For an 1\ gate a, let m(a) be the number of representative parse-trees of Bm in 
which a appears. 
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Definition 3.3 An A gate a is said to be (r,d}-significant for 1 s; r s; n and 0 s; d s; l ~J, if a 
appears in a parse-tree computing a term that has r variables, d of which are contributed by one 
of the immediate predecessors of a and (r- d) by the other. 
Definition 3.4 Let H be a subtree of a parse-tree T. Define weight of H as follows: ~V(H) 
I:aE/\-gates(H) m(a), where A-gates(H) denotes the set of A gates in H. 
Lemma 3.1 below corresponds to theorem 3.3 in [7]. 
n-2 
Lemma 3.1 2:~ 1 W(Gi) =I {a E A-gates(Gi) I m(a) 2: 1} I· 
Proof: By definition, 
nn-2 
1 2::: W(Gi) = 2::: 2::: -). . m(a 
i=l l=l aEA-gates(Gi) 
Fix an A gate a. For each representative parse-tree Gi, the contribution by a to the sum on 
the right-hand side of the above equation is either 0 (if a does not occur in it) or m(a). Thus, the 
total contribution by a is m(a) m(a) = 1 and therefore the right-hand side is the number of A gates 
a for which m(a) 2: 1.0 
The following lemma summarizes the arguments in section 4.5 of [7]. These arguments are 
presented in the appendix for the sake of completeness. 
Lemma 3.2 [7] Let n/2 < r s; n- 1 and 1 s; d < n/2. If a is an (r, d)-significant A gate of Bm, 
Lemma 3.3 For any representative parse-tree Gt, W(Gt) 2: (34n)l-n. 
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Proof: Since Gt covers ( n - 1) variables, there must be at least one ( r, d)-significant 1\ gate a in 
Gt such that n/2 < r s; ( n- 1) and 1 s; d s; (r- d) < n/2. The proof then follows using lemma 
3.2 since W(H) ~ m(a). 0 
From lemmas 3.1 and 3.3 it follows that any monotone, multilinear, homogeneous circuit for 
UCONN has size at least nn-2 .( 3
4
n)l-n. Therefore we have, 
Theorem 3.1 Any monotone, multilinear, homogeneous Boolean circuit requires size~ ~ · (1)n-l 
to compute UCONN. 
3.2 Homogenizing Monotone Multilinear Circuits 
Let Bn be a monotone multilinear Boolean circuit for UCONN. We present the construction of an 
equivalent monotone, multilinear, homogeneous circuit B~ from Bn with size at most the square of 
the size of Bn. (Note that the main difference between Bn and B~ is that there could be monomials 
in P(Bn) that have more than n-1 variables.) An exponential lower bound on the size of monotone 
multilinear circuits for UCONN then follows from theorem 3.1. 
Recall the canonical formal polynomial of a monotone multilinear Boolean circuit for a monotone 
function (section 2.1). Each parse-class has one or more monomials that look exactly like the prime 
implicant corresponding to the class. The construction below produces a circuit in which only 
these monomials survive. Thus, the resulting circuit is monotone, multilinear, homogeneous and 
computes the same function as the original circuit. 
Lemma 3.4 Given a monotone multilinear circuit Bn of sizes computing a homogeneous function 
f with p variables, there is a monotone, multilinear, homogeneous circuit B~ that computes f 
within size O(s2). 
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Proof: Given Bn, we first construct an equivalent circuit Cn that has the following normal form: 
(i) Cn has alternating V and 1\ layers; (ii) the output is an V gate and all circuit inputs are inputs 
to V gates. It is easily verified that the size of Cn is at most twice that of Bn. 
Given Cn, we construct an equivalent circuit B~ such that each monomial of P(B~) has exactly 
p variables. This is achieved by essentially keeping a count of the number of variables covered at a 
node. 
• For every input A in Cn create an input A in B~. 
• For every V gate A in Cn create the V gates [A, i, OJ, 0 ~ i ~ p, in B~. 
• For every 1\ gate A in Cn create the V gates [A, i, 1J, 0 ~ i ~ p, in B~. 
• For all 0 ~ i ~ p, the inputs to an V gate of the form [A, i, lJ are 1\ gates [A, i, j, kJ, for all 
j, k such that 0 ~ j, k ~ p and j + k = i. 
• For all i, j, k, inputs to the 1\ gate [A, i, j, k] are the V gates [B, j, OJ and [C, k, 0], where B 
and C are the inputs of the 1\ gate A in Cn. 
• For all 0 ~ i ~ p, the inputs to an V gate of the form [A, i, 0] are set as follows: for each 
input B of the V gate A in Cn, (a) if B is an 1\ gate, make [B, i, 1] an input of [A, i, OJ, for 
all 0 ~ i ~ p; (b) if B is an input labeled with x, [A,1,0] has x as its input, and for all 
i-=/: 1, [A, i, OJ gets the constant 0 as an input; and (c) if B is an input labeled with a constant 
c E {0, 1}, [A, 0, OJ has cas its input, and for all 1 ~ i ~ p, [A, i, 0] gets the constant 0 as an 
input. 
The size of B~ is at most the square of that of Cn. It is also easily verified that the non-zero 
formal monomials of P(B~) are those of P(Bn) that have exactly p variables. Since the construction 
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preserves monotonicity and multilinearity, B~ IS a monotone, multilinear, homogeneous circuit 
computing f. 0 
From lemma 3.4 and theorem 3.1 we obtain the following theorem: 
Theorem 3.2 Nlonotone multilinear circuits require size 0.( J~ · (1)n-l) to compute UCONN. 
3.3 Multilinearity vs. Polynomial Degree 
We observe that there is a polynomial size monotone circuit for UCONN that also has polynomial 
degree. The lower bound in theorem 3.2 then establishes that polynomial degree circuits can be 
exponentially more powerful than multilinear circuits. 
A Boolean circuit is said to be semi-unbounded [16] if each 1\ gate in the circuit has in-degree 
2 but V gates could have in-degree more than 2. Polynomial size semi-unbounded circuits are 
also known to have polynomial degree [16]. The class SAC 1 is characterized by uniform families 
of polynomial size, log-depth, semi-unbounded circuits. (The uniformity condition used is the 
notion of UD-uniformity defined by Ruzzo [12].) The monotone analogue mSAC 1 of SAC 1 is then 
characterized by uniform families of monotone polynomial size, log-depth, semi-unbounded circuits 
[5]. 
Consider the reachability function USTCONN: {0, 1}* -t {0, 1}, which takes as input the ad-
jacency matrix of a graph G and two distinguished vertices s and t and outputs a 1 if and 
only if there is a path from s to t in G. USTCONN is known to be in mSAC1 (see [5]) and 
UCONN(G) = f'\lsi,jS:cn USTCONN(G, i,j). It is therefore easy to construct a mSAC 1 circuit for 
UCONN by replacing the 1\ gate of in-degree n2 with an equivalent Boolean circuit of log-depth. 
Now mSAC1 circuits are known to have polynomial degree [16]. This implies that monotone poly-
nomial degree circuits can compute UCONN within polynomial size, whereas monotone multilinear 
circuits require exponential size. 
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4 Concluding Remarks 
In section 2.3 we talked about the O(n3 ) size monotone circuit based on Floyd-Warshall's algorithm 
for transitive closure. Each output of this circuit essentially computes the USTCONN function. A 
natural question is whether this circuit is multilinear. To answer this we observe that on an n x n 
adjacency matrix of a graph G as input, the (1, n)-th output of the Floyd-Warshall circuit tests 
all paths from 1 to n in G of length s; 2n. Note that the variables model the edges of the graph. 
Therefore monomials corresponding to the paths that are traverse the same edge more than once 
are not multilinear. The prime implicants of USTCONN are correspond to the edge-simple paths 
from 1 ton in G. These terms are multilinear and by lemma 2.2 each of these paths must be tested 
by the circuit. 
Let us define a Boolean circuit to be barely-multilinear if there is at least one representative 
monomial in each parse-class that is multilinear. The Floyd-Warshall circuit for USTCONN is 
then barely-multilinear. That is, USTCONN is computable by polynomial size monotone barely-
multilinear circuits. Now consider the construction in the proof of lemma 3.4. Since this con-
struction essentially extracts multilinear monomials of length p, it also applies to monotone barely-
multilinear circuits for homogeneous functions with p variables. That is, barely-multilinear circuits 
for UCONN can also be efficiently homogenized. This implies that the lower bound for UCONN in 
theorem 3.2 holds for barely-multilinear circuits as well. Thus, for monotone barely-multilinear 
circuits, UCONN is provably harder than USTCONN. 
This contrasts Wigderson 's observation in his survey on connectivity [18] that under almost any 
choice of reducibility, USTCONN is harder than UCONN. For example, in the Boolean decision tree 
model and under monotone p-projections, USTCONN is provably harder than UCONN [2, 14]. The 
only known exception is in the context of expressibility, where USTCONN is known to be a monadic 
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E~ property1 but UCONN is not [4]. 
Note that we do not know if there is a polynomial size monotone multilinear circuit for USTCONN. 
This is because, since USTCONN is not a homogeneous function lemma 3.4 is not applicable. We 
conclude with some of the questions that this work raises: 
• Are there natural non-monotone functions in P for which multilinear circuits require expo-
nential size? 
• Is UCONN computable by polynomial size multilinear circuits that are not necessarily mono-
tone? Is USTCONN computable by polynomial size monotone multilinear circuits? 
• What is an appropriate notion of uniformity for multilinear circuits? Defining §P to be the 
class of functions computable by uniform families of multilinear circuits within polynomial 
size, how does §P compare with NC 1? Is §P closed under complement? 
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Appendix 
We present the arguments in [7] that lead to lemma 3.2. Let Bm be a monotone multilinear 
circuit for UCONN. 
Lemma 1 If a is an (r,d)-significant !\gate of Bm, then m(a) s; [(n- 1)2 -d(r:!f-r(n-r-l)Jn- 1. 
Proof: Let {3 and 1 be the immediate predecessors of a in Bm. Let G be a representative parse-
tree in which a appears with an r-variable term. Let a be the term formed at {3 and b be the term 
formed at 1 such that a · b has r 2:: 1 variables and a has 0 s; d s; lr /2 J variables that are not in 
b. Let c be a term such that a· b · c is the n- 1-variable term formed at the root of G. Clearly, 
c has n - 1 - r variables that are not in a or b. Moreover, for every representative parse-tree that 
a participates in, the term formed at {3 (I) must have exactly d (r- d, resp.) variables with the 
same set of row indices. 
For 2 s; i s; n, let Xi be the set of variables { Xij} such that Xij appears in the monomial 
computed by some representative parse-tree that a participates in. Since the monomial computed 
by each representative parse-tree is exactly a prime implicant, m(a) is bounded above by the 
number of functions t E Tn such that xi,t(i) E Xi, for all 2 s; i s; n. This in turn is at most the 
number of functions t : { 2, 3, ... , n} ---+ { 1, 2, ... , n} such that xi,t(i) E Xi, for all 2 s; i s; n. This 
number is exactly Tii=2 IXil, since each term Tif=2 Xij, Xij E Xi, corresponds to a different function 
t . This product is maximized when IXil is independent of i, therefore, 
The expression I:f=2 IXil is easily seen to be bounded above by ( n- 1) 2 . This can be further 
refined to (n- 1) 2 - d(r- d)- r(n- r- 1) by observing that the representative parse-trees of Bm 
cannot compute a monomial that contains both Xij and Xji, for any i,j. D 
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Let c(r, d)== [(n- 1 )
2
-d(r:~l-r(n-r- 1 )r- 1 . In the range n/2 < r :S (n- 1) and 1 :S d :S (r- d)< 
n/2, holding r constant, the expression is maximum at d = r - r n/21 + 1 and allowing r to vary, 
the overall maximum is at r = (n- 1). 
Therefore, 




This in conjunction with lemma 1 above leads to lemma 3.2. 
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Abstract 
By defining a notion of cancellation in algebraic circuits, we study the power of negation 
at a finer granularity than previously considered. Our result is that in the absence of cancel-
lation, computing the determinant requires exponential circuit size. Previous work shows that 
cancellations are essential for efficiently computing certain monotone (all coefficients positive) 
polynomials. The work presented in this paper extends that to the computation of non-monotone 
polynomials and shows that it is the cancellative aspect of negation that allows efficient computa-
tion of even certain non-monotone polynomials. \Ve present the first example of a non-monotone 
polynomial for which cancellations lead to exponential savings in circuit size: determinant. 
Keywords: Algebraic circuit: cancellation, determinant. 
1 Introduction 
Using the power of cancellation to compute efficiently has been a recurrent theme in the history of 
algebraic algorithm design. An early example of this is integer multiplication. Two n-digit integers 
can be multiplied trivially in 0( n 2 ) steps. Making clever usage of cancellation, Karatsuba and 
Ofman [4] obtained a O(nl.59) divide-and-conquer algorithm. In a breakthrough result: Strassen 
[7] made elegant usage of cancellation to obtain a surprising O(n2·81 ) algorithm for matrix multi-
plication, improving the obvious O(n3 ) algorithm. Schnorr later showed that the O(n3 ) algorithm 
is the best possible in the absence of negation [6]. This gap between Schnorr's lower bound and 
Strassen :supper bound was: to our knowledge, the first formal evidence of the power of cancellation 
in algebraic computation. In [8], Valiant widened this gap to exponential by showing that algebraic 
circuits can count the number of perfect matchings in triangular grid graphs within polynomial size 
in the presence of negation, but require exponential size in the absence thereof. 
All of these results are about using cancellations to efficiently compute polynomials with positive 
coefficients (monotone polynomials). For computing monotone polynomials, studying the power of 
cancellation is equivalent to studying the power of negation since negations can only be used for 
cancellation. The situation is quite different in the case of polynomials that may have negative 
coefficients (non-monotone polynomials). There is an important distinction between negation and 
•part of this work was done while the author was at the College of Computing, Georgia Tech, Atlanta GA. 
30332-0280, which was supported by NSF grant CCR-9200878. 
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cancellation for computing non-monotone polynomials: negations are essential but cancellations 
are not. Since negations and cancellations have historically been viewed as a unit, the question as 
to whether cancellations help in computation of non-monotone polynomials has not been studied 
before. To investigate the power of cancellation for computing non-monotone polynomials we 
identify a notion of cancellation based on additive inverse. Our result is that in the absence of 
cancellation, computing the determinant using circuits over reals requires exponential size. Since 
the determinant function is known to be computable within size O(n3·5 ) using circuits over reals [1], 
our lower bound for the determinant implies that cancellations can be exponentially powerful even 
for computing non-monotone polynomials. This result also provides an important insight about 
efficient computation of the determinant [1]: negations ( -1) have to be supplied since they are 
essential for computing the determinant: but this results in the automatic availability of cancellation 
which causes the computation to be efficient. 
Cancellations appear in the study of the power of commutativity in algebraic circuits [2: 
5]. Nisan (5] studied non-commutative circuits over reals for computing the determinant. Non-
cornmutative circuits cannot perform cancellation of terms with different rnultiplicative order ( (xy-
yx )-type cancellations) but can perform cancellation of terms with same multiplicative order 
((xy- ~cy)-type cancellations). Nisan showed that non-commutative circuits for computing the 
determinant require exponential formula size and observed that efficient commutative formulas for 
the determinant must rely on ( xy - yx )-type cancellations. Withholding commutativity essen-
tially arnounts to withholding (xy- yx)-type cancellations. We note that Strassen:s method for 
multiplying two 2 x 2 matrices only uses (xy- xy )-type cancellations and is therefore recursively ap-
plicable to matrices, leading to the O(n2·81 ) matrix multiplication algorithm. This illustrates that 
(xy- xy)-type cancellations alone can be quite useful. Nisan:s work on non-commutative circuits 
over reals therefore does not settle the question about the power of cancellations in computing the 
determinant using circuits over reals. We consider circuits over reals that do not use either type of 
cancellation, but do not have to be non-commutative and show that computing the determinant in 
this model requires exponential circuit size. While this is stronger than the exponential formula size 
bound obtained by Nisan in the non-commutative model: the question as to whether computing 
the deterrninant requires exponential circuit size in the non-commutative setting remains open. 
2 Arithmetic Circuits 
An arithmetic circuit An over the field R of reals is a directed acyclic labeled graph in which nodes 
either have in-degree 0 or 2. Nodes with in-degree 0 are called inputs and are labeled from the set 
{Xi 11 :::; i :::; n} U { -1}. The other nodes (also called gates) are labeled from the set { +, x}. The 
circuit has exactly one node with 0 out-degree and it is called the output. A formula is a circuit 
in which no gate has out-degree > 1. If no input is labeled with the constant -1, the arithmetic 
circuit is said to be monotone. The size of an arithmetic circuit is the number of gates in it and 
its depth is the length of the longest path from any input to the output. 
Each finite An computes a polynomial function f : Rn --+ R. A term is a product of elements 
from the set {xil1 :::; i:::; n} U { -1}. We shall use var(t) and sign(t) to denote the set of variables 
in a term t and its sign, respectively. 
Definition 2.1 A parse-graph G of a circuit An is defined inductively as follows: G includes the 
output of An; for any + gate v included in G, exactly one immediate predecessor of v in An is 
included as its only predecessor in G; and for any x gate v included in G, both the immediate 
predecessors of v in Bn are included as its predecessors in G. 
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Every gate v of a parse-graph G computes a te.rm which is the product of the labels on the 
inputs of the sub-graph rooted at v. With each An we associate a formal polynomial P(An), which 
is the sum of the terms computed at the root of each parse-graph of An. 
Definition 2.2 Let g denote the set of parse-graphs of An and let t( G) be the term computed at 
the output of parse-graph G. The formal polynomial P(An) of a circuit An is 
2:: t(G). 
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We note the monomials of P(An) have coefficients equal to ±1. 
2.1 Cancellations in Arithmetic Circuits 
The notion of cancellation in arithmetic circuits is intuitive. Monomials p, rJ in P( An) are said to 
cancel if p + p' is identically zero. 
Definition 2.3 An arithmetic circuit An is said to be non-cancellative if there are no monomials 
in P(An) that cancel. 
We note that non-cancellative arithmetic circuits can compute polynomials with negative coeffi-
cients. That is, while negation (in the form of the constant -1) is essential to computing polynomials 
with negative coefficients, cancellations are not. In the next section we consider non-cancellative 
arithmetic circuits that compute the determinant function. 
3 A Lower Bound for the Determinant Function 
Consider the determinant function DET: Rn
2 
-t R defined as follows: 
DET[X] = :L sign(1r) · IT xi,r.(i)' 
i=l,n 
where X = [xij] is ann x n matrix, Sn is the set of all permutation functions on n elements, and 
sign(1r) is +1( -1) if permutation 1r has an odd (even, resp.) number of cycles. Let P1r denote the 
term fL=l,n xi,r.(i): for 1r E Sn. 
3.1 The Formal Polynomial 
Throughout this section we will assume that An2 is a non-cancellative arithmetic circuit computing 
D ET. We first establish a canonical form for P( An2). The proofs of the lemmas in this section 
are based on the idea that since An2 computes DET, P(An2) and DET must agree on every input 
assignment. 
A multivariate polynomial is said to be multilinear if none of the variables occur more than once 
in any monomial. Note that DET[X] is a multilinear polynomial. We begin by showing that for 
any non-cancellative circuit An2 for computing DET, the polynomial P(An2) must be multilinear. 
Theorem 3.1 P(An2) is multilinear. 
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Proof: Since An2 computes DET, 
for all possible input assignments to the n 2 variables of X. The equality can only hold if the 
rnultinomial on the left-hand side (l.h.s) is identically zero. Supposing P(An2) is not multilinear 
let p be a term in P(An2) in which a variable occurs k times, k > 1. Since all the terms in the 
l.h.s have coefficients equal to ±1, there must be a term p' in the l.h.s such that p and p' cancel 
each other. But p' cannot belong to DET[X] since it must have a variable that occurs k > 1 times 
and DET[X] is multilinear. Therefore it must come from P(An2), thereby violating the assumption 
that An2 is non-cancellative. 0 
We use this theorem to derive a criterion for cancellation that we use in the proof of the following 
lemmas. 
Corollary 3.1 There are no two terms p and p' in P(An2) with var(p) = var(p') and sign(p) ::f. 
sign(p'). 
Proof: Since P(An2) is multilinear, the existence of two such terms would mean that they would 
cancel each other, which is impossible since An2 is non-cancellative. 0 
We now determine the variable sets of the monomials in P(An2 ). 
Lemma 3.1 For each monomial pin P(An2), var(prr) ~ var(p) for some 1r E Sn. 
Proof: Suppose there is a monomial p in P(An2) such that there is no 1r E Sn with var(p,.) ~ 
var(p). Let p' be a monomial in P(An2) such that var(p) ~ var(p) and var(p') is an inclusion 
minimal set for which this containment holds. On the input assignment that sets the variables in 
var(p') to 1 and the rest to 0, DET evaluates to 0 but P(An2) ::f. 0, since An2 is non-cancellative 
and therefore p' is not cancelled. 0 
Lemma 3.2 For all 1r E Sn, there IS a un1que p E P(An2) such that var(p) = var(prr) and 
sign ( p) = sign ( 1r). 
Proof: To show existence, suppose there is a 1r E Sn such that there is no monomial pin P(An2) 
with var(p) = var(prr) and sign(p) = sign(1r). Consider the input assignment that sets the variables 
in var(prr) to 1 and all the rest to 0. DET evaluates to ±1 on this input. For P(An2) to be non-zero 
on this input, there must exist a monomial pin P(An2) such that var(p) C var(prr). By lemma 
3.1, this implies the existence of a a E Sn such that var(pa) C var(prr ), which is impossible. 
To show uniqueness, suppose there exist monomials p and rJ in P(An2) such that var(p) = 
var(p') = var(prr). Since An2 is non-cancellative, p and p' are not cancelled and therefore sign(p) = 
sign(p'). On the input assignment that sets the variables in var(pr.) to 1 and all the rest to 0, DET 
evaluates to ±1 but P(An2) evaluates to ±k, for k ~ 2. 
Finally, if sign(p) ::f. sign(1r), then sign(P(An2)) # sign(DET) on the above input. 0 
By lemma 3.1, each monomial of P(An2) contains the variable set of Prr, for some permutation 
1r. Conceivably, some of them could contain the variable sets corresponding to more than one 
permutation. By ordering the permutations, we can associate a unique permutation with each 
monomial. Thus, for any non-cancellative arithmetic circuit An2 computing DET, we can put 
P(An2) in the following normal form by the above lemmas: the monomials of P(An2) can be 
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partitioned into n! classes {Crr I 1r E Sn}; in each class Crr, there is a unique monomial p with 
var(p) = var(prr). Using lemma 3.2, lemma 3.1 can be improved to show that in fact there are no 
monomials in P(An2) whose variable sets do not equal var(prr ), for some 1r E Sn. That is, each 
class Crr is a singleton. To prove the following lemma we shall use the following readily verifiable 
fact: 
Fact 1: For any 'if: CJ E Sn, lvar(prr)- var(pcr)l ~ 2. 
Lemma 3.3 For every monomial pin P(An2), vaT(Prr) = var(p), for some 1r E Sn. 
Proof: By lemma 3.1, for each pin P(An2), var(p) = var(prr) U Vp, for some 1r E Sn and for some 
variable set Vp with Vp n var(prr) = 0. We prove the lemma by showing that IVPI =/= k,k ~ 1, for 
any pin P(An2). The proof is by induction on k. 
(Base Case:) k=l. Let var(p) = var(prr) U {x}. Consider the input assignment that sets 
the variables in var (p) to 1 and the rest to 0. By fact 1, 1r is the only permutation such that 
var(prr) ~ var(p). Therefore, DET evaluates to sign(1r) on this input. By lemma 3.2, there is a 
unique monomial in P(An2) with variable set vaT(Prr), which also evaluates to sign(1r) on this input. 
Since 1r is the only permutation such that vaT(Prr) ~ var(p), the only other monomials in P(An2) 
that evaluate to non-zero on this input are those with variable set exactly var(p). Since An2 is 
non-cancellative, these monomials must all have the same sign. It then follows that P(An2) =/= DET 
on this input, regardless of the sign of 1r. Therefore, there cannot be a monomial pin P(An2) with 
IVPI = 1. 
(Inductive step:) By inductive hypothesis, for all monomials p, IVPI =/= r, for 1 :::; r :::; (k- 1). 
Let var(p) = var(prr) U Vp, such that IVPI = k. Consider the input that sets the variables in var(p) 
to 1 and the rest to 0. Suppose var(prr) U Vp spans the variable sets of q + s permutations, q of them 
with positive sign and the rest with negative sign. On this input, DET evaluates to q- s. By lemma 
3.2, there are q + s monomials in P(An2) that collectively evaluate to q- s. All the other monomials 
of P(An2) that are non-zero on this input must collectively evaluate to 0, for DET and P(An2) to 
agree. Since pis non-zero on this input, there must be a monomial p', with sign(p) =/= sign(p'), 
that is non-zero on this input. For p' to be non-zero on this input, var(p') ~ var(p). By lemma 
3.1, let var(p') = var(pcr) U Vp', for some CJ E Sn, with v; n var(pcr) = 0. Since only n+k variables 
were set to 1, IVP'I :::; k. If IVP'I = k, then var(p') must equal var(p). Since sign(p) =/= sign(p'), p 
and p' must cancel, which is impossible since An2 is non-cancellative. Thus IVP'I < k, violating the 
inductive hypothesis. 0 
Based on the above lemmas, we can completely determine the variable set and sign of each 
monomial in P(An2). Moreover, by theorem 3.1 P(An2) must be multilinear as well and we have, 
Theorem 3.2 For any non-cancellative arithmetic circuit An2 computing DET, 
P(An2) = 2: sign( 7r) · Prr· 
rrESn 
3.2 Determinant versus Permanent 
The permanent of a matrix X = [xij], 1 :::; i, j :::; n can be defined as, 
PERM(X] = 2: Prr, 
rrESn 
where Sn and Prr are as defined above. The following theorem is easily obtained using arguments 
very similar to the ones in the lemmas above. 
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Theorem 3.3 For any non-cancellative arithmetic circuit An2 computing PERM, 
P(An2) = L Prr· 
rrESn 
Thus, non-cancellative arithmetic circuits for PERM must also be monotone. This is consistent 
with the intuition that negations can only be used for cancellation while computing monotone 
polynomials. In [3]: J errum and Snir had shown an exponential size lower bound for rnonotone 
arithmetic circuits that compute PER~. 
Theorem 3.4 [3] Monotone arithmetic circuits for PERM require size ~ n(2(n-l) - 1). 
The lower bounds now follow from theorems 3.2, 3.3, 3.4. 
Theorem 3.5 Non-cancellative arithmetic circuits for PER:\.-1 require size ~ n(2(n-l) - 1). 
Theorem 3.6 Non-cancellative arithmetic circuits for DET require size ~ n(2(n-l) - 1). 
Proof: Let An2 be a non-cancellative arithmetic circuit that computes DET within size s < 
n(2(n-l) -1). The circuit of sizes obtained by relabeling each -1 input of An2 with 1 is monotone 
and by theorern 3.2, computes PER:YI, thereby violating theorem 3.4. 0 
Since DET is known to be computable within size O(n3·5 ) using arithmetic circuits [1], the above 
lower bound establishes that cancellations can be exponentially powerful, even for computing poly-
nomials with negative coefficients. Note that PERM is not known to be computable by polynomial 
size arithmetic circuits. 
In [5] Nisan had shown that in the non-commutative setting, computing the determinant is as 
hard as computing the permanent. Our results show that this is true in the non-cancellative setting 
as well. Nisan had proven exponential formula size lower bounds for these functions in the non-
commutative setting. We are able to show exponential circuit size lower bounds for these functions 
in the non-cancellative setting. The question as to whether these functions require exponential 
circuit size in the non-commutative setting remains open. 
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